1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
|
/*
* Copyright (c) 2015 The WebM project authors. All Rights Reserved.
*
* Use of this source code is governed by a BSD-style license
* that can be found in the LICENSE file in the root of the source
* tree. An additional intellectual property rights grant can be found
* in the file PATENTS. All contributing project authors may
* be found in the AUTHORS file in the root of the source tree.
*/
#include <emmintrin.h> // SSE2
#include "./vpx_dsp_rtcd.h"
#include "vpx_dsp/x86/highbd_inv_txfm_sse2.h"
#include "vpx_dsp/x86/inv_txfm_sse2.h"
#include "vpx_dsp/x86/transpose_sse2.h"
static INLINE __m128i dct_const_round_shift_4_sse2(const __m128i in0,
const __m128i in1) {
const __m128i t0 = _mm_unpacklo_epi32(in0, in1); // 0, 1
const __m128i t1 = _mm_unpackhi_epi32(in0, in1); // 2, 3
const __m128i t2 = _mm_unpacklo_epi64(t0, t1); // 0, 1, 2, 3
return dct_const_round_shift_sse2(t2);
}
static INLINE void highbd_idct4_small_sse2(__m128i *const io) {
const __m128i cospi_p16_p16 = _mm_setr_epi32(cospi_16_64, 0, cospi_16_64, 0);
const __m128i cospi_p08_p08 = _mm_setr_epi32(cospi_8_64, 0, cospi_8_64, 0);
const __m128i cospi_p24_p24 = _mm_setr_epi32(cospi_24_64, 0, cospi_24_64, 0);
__m128i temp1[4], temp2[4], step[4];
transpose_32bit_4x4(io, io);
// Note: There is no 32-bit signed multiply SIMD instruction in SSE2.
// _mm_mul_epu32() is used which can only guarantee the lower 32-bit
// (signed) result is meaningful, which is enough in this function.
// stage 1
temp1[0] = _mm_add_epi32(io[0], io[2]); // input[0] + input[2]
temp2[0] = _mm_sub_epi32(io[0], io[2]); // input[0] - input[2]
temp1[1] = _mm_srli_si128(temp1[0], 4); // 1, 3
temp2[1] = _mm_srli_si128(temp2[0], 4); // 1, 3
temp1[0] = _mm_mul_epu32(temp1[0], cospi_p16_p16); // ([0] + [2])*cospi_16_64
temp1[1] = _mm_mul_epu32(temp1[1], cospi_p16_p16); // ([0] + [2])*cospi_16_64
temp2[0] = _mm_mul_epu32(temp2[0], cospi_p16_p16); // ([0] - [2])*cospi_16_64
temp2[1] = _mm_mul_epu32(temp2[1], cospi_p16_p16); // ([0] - [2])*cospi_16_64
step[0] = dct_const_round_shift_4_sse2(temp1[0], temp1[1]);
step[1] = dct_const_round_shift_4_sse2(temp2[0], temp2[1]);
temp1[3] = _mm_srli_si128(io[1], 4);
temp2[3] = _mm_srli_si128(io[3], 4);
temp1[0] = _mm_mul_epu32(io[1], cospi_p24_p24); // input[1] * cospi_24_64
temp1[1] = _mm_mul_epu32(temp1[3], cospi_p24_p24); // input[1] * cospi_24_64
temp2[0] = _mm_mul_epu32(io[1], cospi_p08_p08); // input[1] * cospi_8_64
temp2[1] = _mm_mul_epu32(temp1[3], cospi_p08_p08); // input[1] * cospi_8_64
temp1[2] = _mm_mul_epu32(io[3], cospi_p08_p08); // input[3] * cospi_8_64
temp1[3] = _mm_mul_epu32(temp2[3], cospi_p08_p08); // input[3] * cospi_8_64
temp2[2] = _mm_mul_epu32(io[3], cospi_p24_p24); // input[3] * cospi_24_64
temp2[3] = _mm_mul_epu32(temp2[3], cospi_p24_p24); // input[3] * cospi_24_64
temp1[0] = _mm_sub_epi64(temp1[0], temp1[2]); // [1]*cospi_24 - [3]*cospi_8
temp1[1] = _mm_sub_epi64(temp1[1], temp1[3]); // [1]*cospi_24 - [3]*cospi_8
temp2[0] = _mm_add_epi64(temp2[0], temp2[2]); // [1]*cospi_8 + [3]*cospi_24
temp2[1] = _mm_add_epi64(temp2[1], temp2[3]); // [1]*cospi_8 + [3]*cospi_24
step[2] = dct_const_round_shift_4_sse2(temp1[0], temp1[1]);
step[3] = dct_const_round_shift_4_sse2(temp2[0], temp2[1]);
// stage 2
io[0] = _mm_add_epi32(step[0], step[3]); // step[0] + step[3]
io[1] = _mm_add_epi32(step[1], step[2]); // step[1] + step[2]
io[2] = _mm_sub_epi32(step[1], step[2]); // step[1] - step[2]
io[3] = _mm_sub_epi32(step[0], step[3]); // step[0] - step[3]
}
static INLINE void highbd_idct4_large_sse2(__m128i *const io) {
__m128i step[4];
transpose_32bit_4x4(io, io);
// stage 1
highbd_butterfly_cospi16_sse2(io[0], io[2], &step[0], &step[1]);
highbd_butterfly_sse2(io[1], io[3], cospi_24_64, cospi_8_64, &step[2],
&step[3]);
// stage 2
io[0] = _mm_add_epi32(step[0], step[3]); // step[0] + step[3]
io[1] = _mm_add_epi32(step[1], step[2]); // step[1] + step[2]
io[2] = _mm_sub_epi32(step[1], step[2]); // step[1] - step[2]
io[3] = _mm_sub_epi32(step[0], step[3]); // step[0] - step[3]
}
void vpx_highbd_idct4x4_16_add_sse2(const tran_low_t *input, uint16_t *dest,
int stride, int bd) {
int16_t max = 0, min = 0;
__m128i io[4], io_short[2];
io[0] = _mm_load_si128((const __m128i *)(input + 0));
io[1] = _mm_load_si128((const __m128i *)(input + 4));
io[2] = _mm_load_si128((const __m128i *)(input + 8));
io[3] = _mm_load_si128((const __m128i *)(input + 12));
io_short[0] = _mm_packs_epi32(io[0], io[1]);
io_short[1] = _mm_packs_epi32(io[2], io[3]);
if (bd != 8) {
__m128i max_input, min_input;
max_input = _mm_max_epi16(io_short[0], io_short[1]);
min_input = _mm_min_epi16(io_short[0], io_short[1]);
max_input = _mm_max_epi16(max_input, _mm_srli_si128(max_input, 8));
min_input = _mm_min_epi16(min_input, _mm_srli_si128(min_input, 8));
max_input = _mm_max_epi16(max_input, _mm_srli_si128(max_input, 4));
min_input = _mm_min_epi16(min_input, _mm_srli_si128(min_input, 4));
max_input = _mm_max_epi16(max_input, _mm_srli_si128(max_input, 2));
min_input = _mm_min_epi16(min_input, _mm_srli_si128(min_input, 2));
max = (int16_t)_mm_extract_epi16(max_input, 0);
min = (int16_t)_mm_extract_epi16(min_input, 0);
}
if (bd == 8 || (max < 4096 && min >= -4096)) {
idct4_sse2(io_short);
idct4_sse2(io_short);
io_short[0] = _mm_add_epi16(io_short[0], _mm_set1_epi16(8));
io_short[1] = _mm_add_epi16(io_short[1], _mm_set1_epi16(8));
io[0] = _mm_srai_epi16(io_short[0], 4);
io[1] = _mm_srai_epi16(io_short[1], 4);
} else {
if (max < 32767 && min > -32768) {
highbd_idct4_small_sse2(io);
highbd_idct4_small_sse2(io);
} else {
highbd_idct4_large_sse2(io);
highbd_idct4_large_sse2(io);
}
io[0] = wraplow_16bit_shift4(io[0], io[1], _mm_set1_epi32(8));
io[1] = wraplow_16bit_shift4(io[2], io[3], _mm_set1_epi32(8));
}
recon_and_store_4x4(io, dest, stride, bd);
}
void vpx_highbd_idct4x4_1_add_sse2(const tran_low_t *input, uint16_t *dest,
int stride, int bd) {
int a1, i;
tran_low_t out;
__m128i dc, d;
out = HIGHBD_WRAPLOW(
dct_const_round_shift(input[0] * (tran_high_t)cospi_16_64), bd);
out =
HIGHBD_WRAPLOW(dct_const_round_shift(out * (tran_high_t)cospi_16_64), bd);
a1 = ROUND_POWER_OF_TWO(out, 4);
dc = _mm_set1_epi16(a1);
for (i = 0; i < 4; ++i) {
d = _mm_loadl_epi64((const __m128i *)dest);
d = add_clamp(d, dc, bd);
_mm_storel_epi64((__m128i *)dest, d);
dest += stride;
}
}
|
