summaryrefslogtreecommitdiffstats
path: root/src/internal/cpu/cpu_loong64.go
diff options
context:
space:
mode:
Diffstat (limited to 'src/internal/cpu/cpu_loong64.go')
-rw-r--r--src/internal/cpu/cpu_loong64.go13
1 files changed, 13 insertions, 0 deletions
diff --git a/src/internal/cpu/cpu_loong64.go b/src/internal/cpu/cpu_loong64.go
new file mode 100644
index 0000000..1c90c24
--- /dev/null
+++ b/src/internal/cpu/cpu_loong64.go
@@ -0,0 +1,13 @@
+// Copyright 2022 The Go Authors. All rights reserved.
+// Use of this source code is governed by a BSD-style
+// license that can be found in the LICENSE file.
+
+//go:build loong64
+
+package cpu
+
+// CacheLinePadSize is used to prevent false sharing of cache lines.
+// We choose 64 because Loongson 3A5000 the L1 Dcache is 4-way 256-line 64-byte-per-line.
+const CacheLinePadSize = 64
+
+func doinit() {}