1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
|
.TH "libnvme" 9 "enum nvme_register_offsets" "May 2024" "API Manual" LINUX
.SH NAME
enum nvme_register_offsets \- controller registers for all transports. This is the layout of BAR0/1 for PCIe, and properties for fabrics.
.SH SYNOPSIS
enum nvme_register_offsets {
.br
.BI " NVME_REG_CAP"
,
.br
.br
.BI " NVME_REG_VS"
,
.br
.br
.BI " NVME_REG_INTMS"
,
.br
.br
.BI " NVME_REG_INTMC"
,
.br
.br
.BI " NVME_REG_CC"
,
.br
.br
.BI " NVME_REG_CSTS"
,
.br
.br
.BI " NVME_REG_NSSR"
,
.br
.br
.BI " NVME_REG_AQA"
,
.br
.br
.BI " NVME_REG_ASQ"
,
.br
.br
.BI " NVME_REG_ACQ"
,
.br
.br
.BI " NVME_REG_CMBLOC"
,
.br
.br
.BI " NVME_REG_CMBSZ"
,
.br
.br
.BI " NVME_REG_BPINFO"
,
.br
.br
.BI " NVME_REG_BPRSEL"
,
.br
.br
.BI " NVME_REG_BPMBL"
,
.br
.br
.BI " NVME_REG_CMBMSC"
,
.br
.br
.BI " NVME_REG_CMBSTS"
,
.br
.br
.BI " NVME_REG_CMBEBS"
,
.br
.br
.BI " NVME_REG_CMBSWTP"
,
.br
.br
.BI " NVME_REG_NSSD"
,
.br
.br
.BI " NVME_REG_CRTO"
,
.br
.br
.BI " NVME_REG_PMRCAP"
,
.br
.br
.BI " NVME_REG_PMRCTL"
,
.br
.br
.BI " NVME_REG_PMRSTS"
,
.br
.br
.BI " NVME_REG_PMREBS"
,
.br
.br
.BI " NVME_REG_PMRSWTP"
,
.br
.br
.BI " NVME_REG_PMRMSCL"
,
.br
.br
.BI " NVME_REG_PMRMSCU"
};
.SH Constants
.IP "NVME_REG_CAP" 12
Controller Capabilities
.IP "NVME_REG_VS" 12
Version
.IP "NVME_REG_INTMS" 12
Interrupt Mask Set
.IP "NVME_REG_INTMC" 12
Interrupt Mask Clear
.IP "NVME_REG_CC" 12
Controller Configuration
.IP "NVME_REG_CSTS" 12
Controller Status
.IP "NVME_REG_NSSR" 12
NVM Subsystem Reset
.IP "NVME_REG_AQA" 12
Admin Queue Attributes
.IP "NVME_REG_ASQ" 12
Admin SQ Base Address
.IP "NVME_REG_ACQ" 12
Admin CQ Base Address
.IP "NVME_REG_CMBLOC" 12
Controller Memory Buffer Location
.IP "NVME_REG_CMBSZ" 12
Controller Memory Buffer Size
.IP "NVME_REG_BPINFO" 12
Boot Partition Information
.IP "NVME_REG_BPRSEL" 12
Boot Partition Read Select
.IP "NVME_REG_BPMBL" 12
Boot Partition Memory Buffer Location
.IP "NVME_REG_CMBMSC" 12
Controller Memory Buffer Memory Space Control
.IP "NVME_REG_CMBSTS" 12
Controller Memory Buffer Status
.IP "NVME_REG_CMBEBS" 12
Controller Memory Buffer Elasticity Buffer Size
.IP "NVME_REG_CMBSWTP" 12
Controller Memory Buffer Sustained Write Throughput
.IP "NVME_REG_NSSD" 12
NVM Subsystem Shutdown
.IP "NVME_REG_CRTO" 12
Controller Ready Timeouts
.IP "NVME_REG_PMRCAP" 12
Persistent Memory Capabilities
.IP "NVME_REG_PMRCTL" 12
Persistent Memory Region Control
.IP "NVME_REG_PMRSTS" 12
Persistent Memory Region Status
.IP "NVME_REG_PMREBS" 12
Persistent Memory Region Elasticity Buffer Size
.IP "NVME_REG_PMRSWTP" 12
Memory Region Sustained Write Throughput
.IP "NVME_REG_PMRMSCL" 12
Persistent Memory Region Controller Memory Space Control Lower
.IP "NVME_REG_PMRMSCU" 12
Persistent Memory Region Controller Memory Space Control Upper
|
