summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/phy/starfive,jh7110-dphy-rx.yaml
blob: 7224cde6fce0167e2d46494f13f1417bb294c473 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/starfive,jh7110-dphy-rx.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: StarFive SoC JH7110 MIPI D-PHY Rx Controller

maintainers:
  - Jack Zhu <jack.zhu@starfivetech.com>
  - Changhuang Liang <changhuang.liang@starfivetech.com>

description:
  StarFive SoCs contain a MIPI CSI D-PHY based on M31 IP, used to
  transfer CSI camera data.

properties:
  compatible:
    const: starfive,jh7110-dphy-rx

  reg:
    maxItems: 1

  clocks:
    items:
      - description: config clock
      - description: reference clock
      - description: escape mode transmit clock

  clock-names:
    items:
      - const: cfg
      - const: ref
      - const: tx

  resets:
    items:
      - description: DPHY_HW reset
      - description: DPHY_B09_ALWAYS_ON reset

  power-domains:
    maxItems: 1

  "#phy-cells":
    const: 0

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - resets
  - power-domains
  - "#phy-cells"

additionalProperties: false

examples:
  - |
    phy@19820000 {
      compatible = "starfive,jh7110-dphy-rx";
      reg = <0x19820000 0x10000>;
      clocks = <&ispcrg 3>,
               <&ispcrg 4>,
               <&ispcrg 5>;
      clock-names = "cfg", "ref", "tx";
      resets = <&ispcrg 2>,
               <&ispcrg 3>;
      power-domains = <&aon_syscon 1>;
      #phy-cells = <0>;
    };