summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/soc/tegra/nvidia,nvec.yaml
blob: d5261ce3a6193a88f808f2b5b7ea6cd4da9cc62b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/soc/tegra/nvidia,nvec.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: NVIDIA compliant embedded controller

maintainers:
  - Thierry Reding <thierry.reding@gmail.com>
  - Jon Hunter <jonathanh@nvidia.com>

properties:
  compatible:
    const: nvidia,nvec

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    minItems: 1
    items:
      - description: divider clock
      - description: fast clock

  clock-names:
    minItems: 1
    items:
      - const: div-clk
      - const: fast-clk

  resets:
    items:
      - description: module reset

  reset-names:
    items:
      - const: i2c

  clock-frequency: true

  request-gpios:
    description: phandle to the GPIO used for EC request

  slave-addr:
    $ref: /schemas/types.yaml#/definitions/uint32
    description: I2C address of the slave controller

additionalProperties: false

required:
  - compatible
  - reg
  - interrupts
  - clocks
  - clock-names
  - resets
  - reset-names
  - clock-frequency
  - request-gpios
  - slave-addr

examples:
  - |
    #include <dt-bindings/clock/tegra20-car.h>
    #include <dt-bindings/gpio/tegra-gpio.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>

    i2c@7000c500 {
        compatible = "nvidia,nvec";
        reg = <0x7000c500 0x100>;
        interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
        clock-frequency = <80000>;
        request-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>;
        slave-addr = <138>;
        clocks = <&tegra_car TEGRA20_CLK_I2C3>,
                 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
        clock-names = "div-clk", "fast-clk";
        resets = <&tegra_car 67>;
        reset-names = "i2c";
    };