blob: 7f5df03d334cc94934c338a3e1382ae2019d10e5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
* Copyright (C) 2004 Olof Johansson <olof@lixom.net>, IBM Corporation
*/
#ifndef _POWERPC_SYSDEV_DART_H
#define _POWERPC_SYSDEV_DART_H
/* Offset from base to control register */
#define DART_CNTL 0
/* Offset from base to exception register */
#define DART_EXCP_U3 0x10
/* Offset from base to TLB tag registers */
#define DART_TAGS_U3 0x1000
/* U4 registers */
#define DART_BASE_U4 0x10
#define DART_SIZE_U4 0x20
#define DART_EXCP_U4 0x30
#define DART_TAGS_U4 0x1000
/* Control Register fields */
/* U3 registers */
#define DART_CNTL_U3_BASE_MASK 0xfffff
#define DART_CNTL_U3_BASE_SHIFT 12
#define DART_CNTL_U3_FLUSHTLB 0x400
#define DART_CNTL_U3_ENABLE 0x200
#define DART_CNTL_U3_SIZE_MASK 0x1ff
#define DART_CNTL_U3_SIZE_SHIFT 0
/* U4 registers */
#define DART_BASE_U4_BASE_MASK 0xffffff
#define DART_BASE_U4_BASE_SHIFT 0
#define DART_CNTL_U4_ENABLE 0x80000000
#define DART_CNTL_U4_IONE 0x40000000
#define DART_CNTL_U4_FLUSHTLB 0x20000000
#define DART_CNTL_U4_IDLE 0x10000000
#define DART_CNTL_U4_PAR_EN 0x08000000
#define DART_CNTL_U4_IONE_MASK 0x07ffffff
#define DART_SIZE_U4_SIZE_MASK 0x1fff
#define DART_SIZE_U4_SIZE_SHIFT 0
#define DART_REG(r) (dart + ((r) >> 2))
#define DART_IN(r) (in_be32(DART_REG(r)))
#define DART_OUT(r,v) (out_be32(DART_REG(r), (v)))
/* size of table in pages */
/* DART table fields */
#define DARTMAP_VALID 0x80000000
#define DARTMAP_RPNMASK 0x00ffffff
#define DART_PAGE_SHIFT 12
#define DART_PAGE_SIZE (1 << DART_PAGE_SHIFT)
#endif /* _POWERPC_SYSDEV_DART_H */
|
