1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
|
/*
* Copyright 2021 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
*/
#ifndef _smuio_13_0_6_OFFSET_HEADER
#define _smuio_13_0_6_OFFSET_HEADER
// addressBlock: smuio_smuio_reset_SmuSmuioDec
// base address: 0x5a300
#define regSMUIO_MP_RESET_INTR 0x00c1
#define regSMUIO_MP_RESET_INTR_BASE_IDX 0
#define regSMUIO_SOC_HALT 0x00c2
#define regSMUIO_SOC_HALT_BASE_IDX 0
// addressBlock: smuio_smuio_tsc_SmuSmuioDec
// base address: 0x5a8a0
#define regPWROK_REFCLK_GAP_CYCLES 0x0028
#define regPWROK_REFCLK_GAP_CYCLES_BASE_IDX 1
#define regGOLDEN_TSC_INCREMENT_UPPER 0x002b
#define regGOLDEN_TSC_INCREMENT_UPPER_BASE_IDX 1
#define regGOLDEN_TSC_INCREMENT_LOWER 0x002c
#define regGOLDEN_TSC_INCREMENT_LOWER_BASE_IDX 1
#define regGOLDEN_TSC_COUNT_UPPER 0x002d
#define regGOLDEN_TSC_COUNT_UPPER_BASE_IDX 1
#define regGOLDEN_TSC_COUNT_LOWER 0x002e
#define regGOLDEN_TSC_COUNT_LOWER_BASE_IDX 1
#define regSOC_GOLDEN_TSC_SHADOW_UPPER 0x002f
#define regSOC_GOLDEN_TSC_SHADOW_UPPER_BASE_IDX 1
#define regSOC_GOLDEN_TSC_SHADOW_LOWER 0x0030
#define regSOC_GOLDEN_TSC_SHADOW_LOWER_BASE_IDX 1
#define regSOC_GAP_PWROK 0x0031
#define regSOC_GAP_PWROK_BASE_IDX 1
// addressBlock: smuio_smuio_swtimer_SmuSmuioDec
// base address: 0x5ac70
#define regPWR_DISP_TIMER_CONTROL 0x011d
#define regPWR_DISP_TIMER_CONTROL_BASE_IDX 1
#define regPWR_DISP_TIMER_DEBUG 0x011e
#define regPWR_DISP_TIMER_DEBUG_BASE_IDX 1
#define regPWR_DISP_TIMER2_CONTROL 0x011f
#define regPWR_DISP_TIMER2_CONTROL_BASE_IDX 1
#define regPWR_DISP_TIMER2_DEBUG 0x0120
#define regPWR_DISP_TIMER2_DEBUG_BASE_IDX 1
#define regPWR_DISP_TIMER_GLOBAL_CONTROL 0x0121
#define regPWR_DISP_TIMER_GLOBAL_CONTROL_BASE_IDX 1
#define regPWR_IH_CONTROL 0x0122
#define regPWR_IH_CONTROL_BASE_IDX 1
// addressBlock: smuio_smuio_misc_SmuSmuioDec
// base address: 0x5a000
#define regSMUIO_MCM_CONFIG 0x0023
#define regSMUIO_MCM_CONFIG_BASE_IDX 0
#define regIP_DISCOVERY_VERSION 0x0000
#define regIP_DISCOVERY_VERSION_BASE_IDX 1
#define regSCRATCH_REGISTER0 0x01bd
#define regSCRATCH_REGISTER0_BASE_IDX 1
#define regSCRATCH_REGISTER1 0x01be
#define regSCRATCH_REGISTER1_BASE_IDX 1
#define regSCRATCH_REGISTER2 0x01bf
#define regSCRATCH_REGISTER2_BASE_IDX 1
#define regSCRATCH_REGISTER3 0x01c0
#define regSCRATCH_REGISTER3_BASE_IDX 1
#define regSCRATCH_REGISTER4 0x01c1
#define regSCRATCH_REGISTER4_BASE_IDX 1
#define regSCRATCH_REGISTER5 0x01c2
#define regSCRATCH_REGISTER5_BASE_IDX 1
#define regSCRATCH_REGISTER6 0x01c3
#define regSCRATCH_REGISTER6_BASE_IDX 1
#define regSCRATCH_REGISTER7 0x01c4
#define regSCRATCH_REGISTER7_BASE_IDX 1
// addressBlock: smuio_smuio_i2c_SmuSmuioDec
// base address: 0x5a100
#define regCKSVII2C_IC_CON 0x0040
#define regCKSVII2C_IC_CON_BASE_IDX 0
#define regCKSVII2C_IC_TAR 0x0041
#define regCKSVII2C_IC_TAR_BASE_IDX 0
#define regCKSVII2C_IC_SAR 0x0042
#define regCKSVII2C_IC_SAR_BASE_IDX 0
#define regCKSVII2C_IC_HS_MADDR 0x0043
#define regCKSVII2C_IC_HS_MADDR_BASE_IDX 0
#define regCKSVII2C_IC_DATA_CMD 0x0044
#define regCKSVII2C_IC_DATA_CMD_BASE_IDX 0
#define regCKSVII2C_IC_SS_SCL_HCNT 0x0045
#define regCKSVII2C_IC_SS_SCL_HCNT_BASE_IDX 0
#define regCKSVII2C_IC_SS_SCL_LCNT 0x0046
#define regCKSVII2C_IC_SS_SCL_LCNT_BASE_IDX 0
#define regCKSVII2C_IC_FS_SCL_HCNT 0x0047
#define regCKSVII2C_IC_FS_SCL_HCNT_BASE_IDX 0
#define regCKSVII2C_IC_FS_SCL_LCNT 0x0048
#define regCKSVII2C_IC_FS_SCL_LCNT_BASE_IDX 0
#define regCKSVII2C_IC_HS_SCL_HCNT 0x0049
#define regCKSVII2C_IC_HS_SCL_HCNT_BASE_IDX 0
#define regCKSVII2C_IC_HS_SCL_LCNT 0x004a
#define regCKSVII2C_IC_HS_SCL_LCNT_BASE_IDX 0
#define regCKSVII2C_IC_INTR_STAT 0x004b
#define regCKSVII2C_IC_INTR_STAT_BASE_IDX 0
#define regCKSVII2C_IC_INTR_MASK 0x004c
#define regCKSVII2C_IC_INTR_MASK_BASE_IDX 0
#define regCKSVII2C_IC_RAW_INTR_STAT 0x004d
#define regCKSVII2C_IC_RAW_INTR_STAT_BASE_IDX 0
#define regCKSVII2C_IC_RX_TL 0x004e
#define regCKSVII2C_IC_RX_TL_BASE_IDX 0
#define regCKSVII2C_IC_TX_TL 0x004f
#define regCKSVII2C_IC_TX_TL_BASE_IDX 0
#define regCKSVII2C_IC_CLR_INTR 0x0050
#define regCKSVII2C_IC_CLR_INTR_BASE_IDX 0
#define regCKSVII2C_IC_CLR_RX_UNDER 0x0051
#define regCKSVII2C_IC_CLR_RX_UNDER_BASE_IDX 0
#define regCKSVII2C_IC_CLR_RX_OVER 0x0052
#define regCKSVII2C_IC_CLR_RX_OVER_BASE_IDX 0
#define regCKSVII2C_IC_CLR_TX_OVER 0x0053
#define regCKSVII2C_IC_CLR_TX_OVER_BASE_IDX 0
#define regCKSVII2C_IC_CLR_RD_REQ 0x0054
#define regCKSVII2C_IC_CLR_RD_REQ_BASE_IDX 0
#define regCKSVII2C_IC_CLR_TX_ABRT 0x0055
#define regCKSVII2C_IC_CLR_TX_ABRT_BASE_IDX 0
#define regCKSVII2C_IC_CLR_RX_DONE 0x0056
#define regCKSVII2C_IC_CLR_RX_DONE_BASE_IDX 0
#define regCKSVII2C_IC_CLR_ACTIVITY 0x0057
#define regCKSVII2C_IC_CLR_ACTIVITY_BASE_IDX 0
#define regCKSVII2C_IC_CLR_STOP_DET 0x0058
#define regCKSVII2C_IC_CLR_STOP_DET_BASE_IDX 0
#define regCKSVII2C_IC_CLR_START_DET 0x0059
#define regCKSVII2C_IC_CLR_START_DET_BASE_IDX 0
#define regCKSVII2C_IC_CLR_GEN_CALL 0x005a
#define regCKSVII2C_IC_CLR_GEN_CALL_BASE_IDX 0
#define regCKSVII2C_IC_ENABLE 0x005b
#define regCKSVII2C_IC_ENABLE_BASE_IDX 0
#define regCKSVII2C_IC_STATUS 0x005c
#define regCKSVII2C_IC_STATUS_BASE_IDX 0
#define regCKSVII2C_IC_TXFLR 0x005d
#define regCKSVII2C_IC_TXFLR_BASE_IDX 0
#define regCKSVII2C_IC_RXFLR 0x005e
#define regCKSVII2C_IC_RXFLR_BASE_IDX 0
#define regCKSVII2C_IC_SDA_HOLD 0x005f
#define regCKSVII2C_IC_SDA_HOLD_BASE_IDX 0
#define regCKSVII2C_IC_TX_ABRT_SOURCE 0x0060
#define regCKSVII2C_IC_TX_ABRT_SOURCE_BASE_IDX 0
#define regCKSVII2C_IC_SLV_DATA_NACK_ONLY 0x0061
#define regCKSVII2C_IC_SLV_DATA_NACK_ONLY_BASE_IDX 0
#define regCKSVII2C_IC_DMA_CR 0x0062
#define regCKSVII2C_IC_DMA_CR_BASE_IDX 0
#define regCKSVII2C_IC_DMA_TDLR 0x0063
#define regCKSVII2C_IC_DMA_TDLR_BASE_IDX 0
#define regCKSVII2C_IC_DMA_RDLR 0x0064
#define regCKSVII2C_IC_DMA_RDLR_BASE_IDX 0
#define regCKSVII2C_IC_SDA_SETUP 0x0065
#define regCKSVII2C_IC_SDA_SETUP_BASE_IDX 0
#define regCKSVII2C_IC_ACK_GENERAL_CALL 0x0066
#define regCKSVII2C_IC_ACK_GENERAL_CALL_BASE_IDX 0
#define regCKSVII2C_IC_ENABLE_STATUS 0x0067
#define regCKSVII2C_IC_ENABLE_STATUS_BASE_IDX 0
#define regCKSVII2C_IC_FS_SPKLEN 0x0068
#define regCKSVII2C_IC_FS_SPKLEN_BASE_IDX 0
#define regCKSVII2C_IC_HS_SPKLEN 0x0069
#define regCKSVII2C_IC_HS_SPKLEN_BASE_IDX 0
#define regCKSVII2C_IC_CLR_RESTART_DET 0x006a
#define regCKSVII2C_IC_CLR_RESTART_DET_BASE_IDX 0
#define regCKSVII2C_IC_COMP_PARAM_1 0x006d
#define regCKSVII2C_IC_COMP_PARAM_1_BASE_IDX 0
#define regCKSVII2C_IC_COMP_VERSION 0x006e
#define regCKSVII2C_IC_COMP_VERSION_BASE_IDX 0
#define regCKSVII2C_IC_COMP_TYPE 0x006f
#define regCKSVII2C_IC_COMP_TYPE_BASE_IDX 0
#define regCKSVII2C1_IC_CON 0x0080
#define regCKSVII2C1_IC_CON_BASE_IDX 0
#define regCKSVII2C1_IC_TAR 0x0081
#define regCKSVII2C1_IC_TAR_BASE_IDX 0
#define regCKSVII2C1_IC_SAR 0x0082
#define regCKSVII2C1_IC_SAR_BASE_IDX 0
#define regCKSVII2C1_IC_HS_MADDR 0x0083
#define regCKSVII2C1_IC_HS_MADDR_BASE_IDX 0
#define regCKSVII2C1_IC_DATA_CMD 0x0084
#define regCKSVII2C1_IC_DATA_CMD_BASE_IDX 0
#define regCKSVII2C1_IC_SS_SCL_HCNT 0x0085
#define regCKSVII2C1_IC_SS_SCL_HCNT_BASE_IDX 0
#define regCKSVII2C1_IC_SS_SCL_LCNT 0x0086
#define regCKSVII2C1_IC_SS_SCL_LCNT_BASE_IDX 0
#define regCKSVII2C1_IC_FS_SCL_HCNT 0x0087
#define regCKSVII2C1_IC_FS_SCL_HCNT_BASE_IDX 0
#define regCKSVII2C1_IC_FS_SCL_LCNT 0x0088
#define regCKSVII2C1_IC_FS_SCL_LCNT_BASE_IDX 0
#define regCKSVII2C1_IC_HS_SCL_HCNT 0x0089
#define regCKSVII2C1_IC_HS_SCL_HCNT_BASE_IDX 0
#define regCKSVII2C1_IC_HS_SCL_LCNT 0x008a
#define regCKSVII2C1_IC_HS_SCL_LCNT_BASE_IDX 0
#define regCKSVII2C1_IC_INTR_STAT 0x008b
#define regCKSVII2C1_IC_INTR_STAT_BASE_IDX 0
#define regCKSVII2C1_IC_INTR_MASK 0x008c
#define regCKSVII2C1_IC_INTR_MASK_BASE_IDX 0
#define regCKSVII2C1_IC_RAW_INTR_STAT 0x008d
#define regCKSVII2C1_IC_RAW_INTR_STAT_BASE_IDX 0
#define regCKSVII2C1_IC_RX_TL 0x008e
#define regCKSVII2C1_IC_RX_TL_BASE_IDX 0
#define regCKSVII2C1_IC_TX_TL 0x008f
#define regCKSVII2C1_IC_TX_TL_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_INTR 0x0090
#define regCKSVII2C1_IC_CLR_INTR_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_RX_UNDER 0x0091
#define regCKSVII2C1_IC_CLR_RX_UNDER_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_RX_OVER 0x0092
#define regCKSVII2C1_IC_CLR_RX_OVER_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_TX_OVER 0x0093
#define regCKSVII2C1_IC_CLR_TX_OVER_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_RD_REQ 0x0094
#define regCKSVII2C1_IC_CLR_RD_REQ_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_TX_ABRT 0x0095
#define regCKSVII2C1_IC_CLR_TX_ABRT_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_RX_DONE 0x0096
#define regCKSVII2C1_IC_CLR_RX_DONE_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_ACTIVITY 0x0097
#define regCKSVII2C1_IC_CLR_ACTIVITY_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_STOP_DET 0x0098
#define regCKSVII2C1_IC_CLR_STOP_DET_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_START_DET 0x0099
#define regCKSVII2C1_IC_CLR_START_DET_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_GEN_CALL 0x009a
#define regCKSVII2C1_IC_CLR_GEN_CALL_BASE_IDX 0
#define regCKSVII2C1_IC_ENABLE 0x009b
#define regCKSVII2C1_IC_ENABLE_BASE_IDX 0
#define regCKSVII2C1_IC_STATUS 0x009c
#define regCKSVII2C1_IC_STATUS_BASE_IDX 0
#define regCKSVII2C1_IC_TXFLR 0x009d
#define regCKSVII2C1_IC_TXFLR_BASE_IDX 0
#define regCKSVII2C1_IC_RXFLR 0x009e
#define regCKSVII2C1_IC_RXFLR_BASE_IDX 0
#define regCKSVII2C1_IC_SDA_HOLD 0x009f
#define regCKSVII2C1_IC_SDA_HOLD_BASE_IDX 0
#define regCKSVII2C1_IC_TX_ABRT_SOURCE 0x00a0
#define regCKSVII2C1_IC_TX_ABRT_SOURCE_BASE_IDX 0
#define regCKSVII2C1_IC_SLV_DATA_NACK_ONLY 0x00a1
#define regCKSVII2C1_IC_SLV_DATA_NACK_ONLY_BASE_IDX 0
#define regCKSVII2C1_IC_DMA_CR 0x00a2
#define regCKSVII2C1_IC_DMA_CR_BASE_IDX 0
#define regCKSVII2C1_IC_DMA_TDLR 0x00a3
#define regCKSVII2C1_IC_DMA_TDLR_BASE_IDX 0
#define regCKSVII2C1_IC_DMA_RDLR 0x00a4
#define regCKSVII2C1_IC_DMA_RDLR_BASE_IDX 0
#define regCKSVII2C1_IC_SDA_SETUP 0x00a5
#define regCKSVII2C1_IC_SDA_SETUP_BASE_IDX 0
#define regCKSVII2C1_IC_ACK_GENERAL_CALL 0x00a6
#define regCKSVII2C1_IC_ACK_GENERAL_CALL_BASE_IDX 0
#define regCKSVII2C1_IC_ENABLE_STATUS 0x00a7
#define regCKSVII2C1_IC_ENABLE_STATUS_BASE_IDX 0
#define regCKSVII2C1_IC_FS_SPKLEN 0x00a8
#define regCKSVII2C1_IC_FS_SPKLEN_BASE_IDX 0
#define regCKSVII2C1_IC_HS_SPKLEN 0x00a9
#define regCKSVII2C1_IC_HS_SPKLEN_BASE_IDX 0
#define regCKSVII2C1_IC_CLR_RESTART_DET 0x00aa
#define regCKSVII2C1_IC_CLR_RESTART_DET_BASE_IDX 0
#define regCKSVII2C1_IC_COMP_PARAM_1 0x00ad
#define regCKSVII2C1_IC_COMP_PARAM_1_BASE_IDX 0
#define regCKSVII2C1_IC_COMP_VERSION 0x00ae
#define regCKSVII2C1_IC_COMP_VERSION_BASE_IDX 0
#define regCKSVII2C1_IC_COMP_TYPE 0x00af
#define regCKSVII2C1_IC_COMP_TYPE_BASE_IDX 0
#define regSMUIO_PWRMGT 0x018c
#define regSMUIO_PWRMGT_BASE_IDX 0
// addressBlock: smuio_smuio_rom_SmuSmuioDec
// base address: 0x5a380
#define regROM_CNTL 0x00e0
#define regROM_CNTL_BASE_IDX 0
#define regPAGE_MIRROR_CNTL 0x00e1
#define regPAGE_MIRROR_CNTL_BASE_IDX 0
#define regROM_STATUS 0x00e2
#define regROM_STATUS_BASE_IDX 0
#define regCGTT_ROM_CLK_CTRL0 0x00e3
#define regCGTT_ROM_CLK_CTRL0_BASE_IDX 0
#define regROM_INDEX 0x00e4
#define regROM_INDEX_BASE_IDX 0
#define regROM_DATA 0x00e5
#define regROM_DATA_BASE_IDX 0
#define regROM_START 0x00e6
#define regROM_START_BASE_IDX 0
#define regROM_SW_CNTL 0x00e8
#define regROM_SW_CNTL_BASE_IDX 0
#define regROM_SW_STATUS 0x00e9
#define regROM_SW_STATUS_BASE_IDX 0
#define regROM_SW_COMMAND 0x00ea
#define regROM_SW_COMMAND_BASE_IDX 0
#define regROM_SW_DATA_1 0x00ec
#define regROM_SW_DATA_1_BASE_IDX 0
#define regROM_SW_DATA_2 0x00ed
#define regROM_SW_DATA_2_BASE_IDX 0
#define regROM_SW_DATA_3 0x00ee
#define regROM_SW_DATA_3_BASE_IDX 0
#define regROM_SW_DATA_4 0x00ef
#define regROM_SW_DATA_4_BASE_IDX 0
#define regROM_SW_DATA_5 0x00f0
#define regROM_SW_DATA_5_BASE_IDX 0
#define regROM_SW_DATA_6 0x00f1
#define regROM_SW_DATA_6_BASE_IDX 0
#define regROM_SW_DATA_7 0x00f2
#define regROM_SW_DATA_7_BASE_IDX 0
#define regROM_SW_DATA_8 0x00f3
#define regROM_SW_DATA_8_BASE_IDX 0
#define regROM_SW_DATA_9 0x00f4
#define regROM_SW_DATA_9_BASE_IDX 0
#define regROM_SW_DATA_10 0x00f5
#define regROM_SW_DATA_10_BASE_IDX 0
#define regROM_SW_DATA_11 0x00f6
#define regROM_SW_DATA_11_BASE_IDX 0
#define regROM_SW_DATA_12 0x00f7
#define regROM_SW_DATA_12_BASE_IDX 0
#define regROM_SW_DATA_13 0x00f8
#define regROM_SW_DATA_13_BASE_IDX 0
#define regROM_SW_DATA_14 0x00f9
#define regROM_SW_DATA_14_BASE_IDX 0
#define regROM_SW_DATA_15 0x00fa
#define regROM_SW_DATA_15_BASE_IDX 0
#define regROM_SW_DATA_16 0x00fb
#define regROM_SW_DATA_16_BASE_IDX 0
#define regROM_SW_DATA_17 0x00fc
#define regROM_SW_DATA_17_BASE_IDX 0
#define regROM_SW_DATA_18 0x00fd
#define regROM_SW_DATA_18_BASE_IDX 0
#define regROM_SW_DATA_19 0x00fe
#define regROM_SW_DATA_19_BASE_IDX 0
#define regROM_SW_DATA_20 0x00ff
#define regROM_SW_DATA_20_BASE_IDX 0
#define regROM_SW_DATA_21 0x0100
#define regROM_SW_DATA_21_BASE_IDX 0
#define regROM_SW_DATA_22 0x0101
#define regROM_SW_DATA_22_BASE_IDX 0
#define regROM_SW_DATA_23 0x0102
#define regROM_SW_DATA_23_BASE_IDX 0
#define regROM_SW_DATA_24 0x0103
#define regROM_SW_DATA_24_BASE_IDX 0
#define regROM_SW_DATA_25 0x0104
#define regROM_SW_DATA_25_BASE_IDX 0
#define regROM_SW_DATA_26 0x0105
#define regROM_SW_DATA_26_BASE_IDX 0
#define regROM_SW_DATA_27 0x0106
#define regROM_SW_DATA_27_BASE_IDX 0
#define regROM_SW_DATA_28 0x0107
#define regROM_SW_DATA_28_BASE_IDX 0
#define regROM_SW_DATA_29 0x0108
#define regROM_SW_DATA_29_BASE_IDX 0
#define regROM_SW_DATA_30 0x0109
#define regROM_SW_DATA_30_BASE_IDX 0
#define regROM_SW_DATA_31 0x010a
#define regROM_SW_DATA_31_BASE_IDX 0
#define regROM_SW_DATA_32 0x010b
#define regROM_SW_DATA_32_BASE_IDX 0
#define regROM_SW_DATA_33 0x010c
#define regROM_SW_DATA_33_BASE_IDX 0
#define regROM_SW_DATA_34 0x010d
#define regROM_SW_DATA_34_BASE_IDX 0
#define regROM_SW_DATA_35 0x010e
#define regROM_SW_DATA_35_BASE_IDX 0
#define regROM_SW_DATA_36 0x010f
#define regROM_SW_DATA_36_BASE_IDX 0
#define regROM_SW_DATA_37 0x0110
#define regROM_SW_DATA_37_BASE_IDX 0
#define regROM_SW_DATA_38 0x0111
#define regROM_SW_DATA_38_BASE_IDX 0
#define regROM_SW_DATA_39 0x0112
#define regROM_SW_DATA_39_BASE_IDX 0
#define regROM_SW_DATA_40 0x0113
#define regROM_SW_DATA_40_BASE_IDX 0
#define regROM_SW_DATA_41 0x0114
#define regROM_SW_DATA_41_BASE_IDX 0
#define regROM_SW_DATA_42 0x0115
#define regROM_SW_DATA_42_BASE_IDX 0
#define regROM_SW_DATA_43 0x0116
#define regROM_SW_DATA_43_BASE_IDX 0
#define regROM_SW_DATA_44 0x0117
#define regROM_SW_DATA_44_BASE_IDX 0
#define regROM_SW_DATA_45 0x0118
#define regROM_SW_DATA_45_BASE_IDX 0
#define regROM_SW_DATA_46 0x0119
#define regROM_SW_DATA_46_BASE_IDX 0
#define regROM_SW_DATA_47 0x011a
#define regROM_SW_DATA_47_BASE_IDX 0
#define regROM_SW_DATA_48 0x011b
#define regROM_SW_DATA_48_BASE_IDX 0
#define regROM_SW_DATA_49 0x011c
#define regROM_SW_DATA_49_BASE_IDX 0
#define regROM_SW_DATA_50 0x011d
#define regROM_SW_DATA_50_BASE_IDX 0
#define regROM_SW_DATA_51 0x011e
#define regROM_SW_DATA_51_BASE_IDX 0
#define regROM_SW_DATA_52 0x011f
#define regROM_SW_DATA_52_BASE_IDX 0
#define regROM_SW_DATA_53 0x0120
#define regROM_SW_DATA_53_BASE_IDX 0
#define regROM_SW_DATA_54 0x0121
#define regROM_SW_DATA_54_BASE_IDX 0
#define regROM_SW_DATA_55 0x0122
#define regROM_SW_DATA_55_BASE_IDX 0
#define regROM_SW_DATA_56 0x0123
#define regROM_SW_DATA_56_BASE_IDX 0
#define regROM_SW_DATA_57 0x0124
#define regROM_SW_DATA_57_BASE_IDX 0
#define regROM_SW_DATA_58 0x0125
#define regROM_SW_DATA_58_BASE_IDX 0
#define regROM_SW_DATA_59 0x0126
#define regROM_SW_DATA_59_BASE_IDX 0
#define regROM_SW_DATA_60 0x0127
#define regROM_SW_DATA_60_BASE_IDX 0
#define regROM_SW_DATA_61 0x0128
#define regROM_SW_DATA_61_BASE_IDX 0
#define regROM_SW_DATA_62 0x0129
#define regROM_SW_DATA_62_BASE_IDX 0
#define regROM_SW_DATA_63 0x012a
#define regROM_SW_DATA_63_BASE_IDX 0
#define regROM_SW_DATA_64 0x012b
#define regROM_SW_DATA_64_BASE_IDX 0
// addressBlock: smuio_smuio_gpio_SmuSmuioDec
// base address: 0x5a500
#define regSMU_GPIOPAD_SW_INT_STAT 0x0140
#define regSMU_GPIOPAD_SW_INT_STAT_BASE_IDX 0
#define regSMU_GPIOPAD_MASK 0x0141
#define regSMU_GPIOPAD_MASK_BASE_IDX 0
#define regSMU_GPIOPAD_A 0x0142
#define regSMU_GPIOPAD_A_BASE_IDX 0
#define regSMU_GPIOPAD_TXIMPSEL 0x0143
#define regSMU_GPIOPAD_TXIMPSEL_BASE_IDX 0
#define regSMU_GPIOPAD_EN 0x0144
#define regSMU_GPIOPAD_EN_BASE_IDX 0
#define regSMU_GPIOPAD_Y 0x0145
#define regSMU_GPIOPAD_Y_BASE_IDX 0
#define regSMU_GPIOPAD_RXEN 0x0146
#define regSMU_GPIOPAD_RXEN_BASE_IDX 0
#define regSMU_GPIOPAD_RCVR_SEL0 0x0147
#define regSMU_GPIOPAD_RCVR_SEL0_BASE_IDX 0
#define regSMU_GPIOPAD_RCVR_SEL1 0x0148
#define regSMU_GPIOPAD_RCVR_SEL1_BASE_IDX 0
#define regSMU_GPIOPAD_PU_EN 0x0149
#define regSMU_GPIOPAD_PU_EN_BASE_IDX 0
#define regSMU_GPIOPAD_PD_EN 0x014a
#define regSMU_GPIOPAD_PD_EN_BASE_IDX 0
#define regSMU_GPIOPAD_PINSTRAPS 0x014b
#define regSMU_GPIOPAD_PINSTRAPS_BASE_IDX 0
#define regDFT_PINSTRAPS 0x014c
#define regDFT_PINSTRAPS_BASE_IDX 0
#define regSMU_GPIOPAD_INT_STAT_EN 0x014d
#define regSMU_GPIOPAD_INT_STAT_EN_BASE_IDX 0
#define regSMU_GPIOPAD_INT_STAT 0x014e
#define regSMU_GPIOPAD_INT_STAT_BASE_IDX 0
#define regSMU_GPIOPAD_INT_STAT_AK 0x014f
#define regSMU_GPIOPAD_INT_STAT_AK_BASE_IDX 0
#define regSMU_GPIOPAD_INT_EN 0x0150
#define regSMU_GPIOPAD_INT_EN_BASE_IDX 0
#define regSMU_GPIOPAD_INT_TYPE 0x0151
#define regSMU_GPIOPAD_INT_TYPE_BASE_IDX 0
#define regSMU_GPIOPAD_INT_POLARITY 0x0152
#define regSMU_GPIOPAD_INT_POLARITY_BASE_IDX 0
#define regSMUIO_PCC_GPIO_SELECT 0x0155
#define regSMUIO_PCC_GPIO_SELECT_BASE_IDX 0
#define regSMU_GPIOPAD_S0 0x0156
#define regSMU_GPIOPAD_S0_BASE_IDX 0
#define regSMU_GPIOPAD_S1 0x0157
#define regSMU_GPIOPAD_S1_BASE_IDX 0
#define regSMU_GPIOPAD_SCHMEN 0x0158
#define regSMU_GPIOPAD_SCHMEN_BASE_IDX 0
#define regSMU_GPIOPAD_SCL_EN 0x0159
#define regSMU_GPIOPAD_SCL_EN_BASE_IDX 0
#define regSMU_GPIOPAD_SDA_EN 0x015a
#define regSMU_GPIOPAD_SDA_EN_BASE_IDX 0
#define regSMUIO_GPIO_INT0_SELECT 0x015b
#define regSMUIO_GPIO_INT0_SELECT_BASE_IDX 0
#define regSMUIO_GPIO_INT1_SELECT 0x015c
#define regSMUIO_GPIO_INT1_SELECT_BASE_IDX 0
#define regSMUIO_GPIO_INT2_SELECT 0x015d
#define regSMUIO_GPIO_INT2_SELECT_BASE_IDX 0
#define regSMUIO_GPIO_INT3_SELECT 0x015e
#define regSMUIO_GPIO_INT3_SELECT_BASE_IDX 0
#define regSMU_GPIOPAD_MP_INT0_STAT 0x015f
#define regSMU_GPIOPAD_MP_INT0_STAT_BASE_IDX 0
#define regSMU_GPIOPAD_MP_INT1_STAT 0x0160
#define regSMU_GPIOPAD_MP_INT1_STAT_BASE_IDX 0
#define regSMU_GPIOPAD_MP_INT2_STAT 0x0161
#define regSMU_GPIOPAD_MP_INT2_STAT_BASE_IDX 0
#define regSMU_GPIOPAD_MP_INT3_STAT 0x0162
#define regSMU_GPIOPAD_MP_INT3_STAT_BASE_IDX 0
#define regSMIO_INDEX 0x0163
#define regSMIO_INDEX_BASE_IDX 0
#define regS0_VID_SMIO_CNTL 0x0164
#define regS0_VID_SMIO_CNTL_BASE_IDX 0
#define regS1_VID_SMIO_CNTL 0x0165
#define regS1_VID_SMIO_CNTL_BASE_IDX 0
#define regOPEN_DRAIN_SELECT 0x0166
#define regOPEN_DRAIN_SELECT_BASE_IDX 0
#define regSMIO_ENABLE 0x0167
#define regSMIO_ENABLE_BASE_IDX 0
#endif
|