blob: de0920730ab2c14f1abfbc00d5e43965046e4e64 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
/* SPDX-License-Identifier: MIT */
/*
* Copyright © 2023 Intel Corporation
*/
#ifndef __I9XX_WM_H__
#define __I9XX_WM_H__
#include <linux/types.h>
struct drm_i915_private;
struct intel_crtc_state;
struct intel_plane_state;
#ifdef I915
bool ilk_disable_lp_wm(struct drm_i915_private *i915);
void ilk_wm_sanitize(struct drm_i915_private *i915);
bool intel_set_memory_cxsr(struct drm_i915_private *i915, bool enable);
void i9xx_wm_init(struct drm_i915_private *i915);
#else
static inline bool ilk_disable_lp_wm(struct drm_i915_private *i915)
{
return false;
}
static inline void ilk_wm_sanitize(struct drm_i915_private *i915)
{
}
static inline bool intel_set_memory_cxsr(struct drm_i915_private *i915, bool enable)
{
return false;
}
static inline void i9xx_wm_init(struct drm_i915_private *i915)
{
}
#endif
#endif /* __I9XX_WM_H__ */
|
