blob: b91a7b4604335680c2582b0fb60bd561ba6c471d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) 2019-2021, The Linux Foundation. All rights reserved.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SM6115_H
#define _DT_BINDINGS_CLK_QCOM_GCC_SM6115_H
/* GCC clocks */
#define GPLL0 0
#define GPLL0_OUT_AUX2 1
#define GPLL0_OUT_MAIN 2
#define GPLL10 3
#define GPLL10_OUT_MAIN 4
#define GPLL11 5
#define GPLL11_OUT_MAIN 6
#define GPLL3 7
#define GPLL4 8
#define GPLL4_OUT_MAIN 9
#define GPLL6 10
#define GPLL6_OUT_MAIN 11
#define GPLL7 12
#define GPLL7_OUT_MAIN 13
#define GPLL8 14
#define GPLL8_OUT_MAIN 15
#define GPLL9 16
#define GPLL9_OUT_MAIN 17
#define GCC_CAMSS_CSI0PHYTIMER_CLK 18
#define GCC_CAMSS_CSI0PHYTIMER_CLK_SRC 19
#define GCC_CAMSS_CSI1PHYTIMER_CLK 20
#define GCC_CAMSS_CSI1PHYTIMER_CLK_SRC 21
#define GCC_CAMSS_CSI2PHYTIMER_CLK 22
#define GCC_CAMSS_CSI2PHYTIMER_CLK_SRC 23
#define GCC_CAMSS_MCLK0_CLK 24
#define GCC_CAMSS_MCLK0_CLK_SRC 25
#define GCC_CAMSS_MCLK1_CLK 26
#define GCC_CAMSS_MCLK1_CLK_SRC 27
#define GCC_CAMSS_MCLK2_CLK 28
#define GCC_CAMSS_MCLK2_CLK_SRC 29
#define GCC_CAMSS_MCLK3_CLK 30
#define GCC_CAMSS_MCLK3_CLK_SRC 31
#define GCC_CAMSS_NRT_AXI_CLK 32
#define GCC_CAMSS_OPE_AHB_CLK 33
#define GCC_CAMSS_OPE_AHB_CLK_SRC 34
#define GCC_CAMSS_OPE_CLK 35
#define GCC_CAMSS_OPE_CLK_SRC 36
#define GCC_CAMSS_RT_AXI_CLK 37
#define GCC_CAMSS_TFE_0_CLK 38
#define GCC_CAMSS_TFE_0_CLK_SRC 39
#define GCC_CAMSS_TFE_0_CPHY_RX_CLK 40
#define GCC_CAMSS_TFE_0_CSID_CLK 41
#define GCC_CAMSS_TFE_0_CSID_CLK_SRC 42
#define GCC_CAMSS_TFE_1_CLK 43
#define GCC_CAMSS_TFE_1_CLK_SRC 44
#define GCC_CAMSS_TFE_1_CPHY_RX_CLK 45
#define GCC_CAMSS_TFE_1_CSID_CLK 46
#define GCC_CAMSS_TFE_1_CSID_CLK_SRC 47
#define GCC_CAMSS_TFE_2_CLK 48
#define GCC_CAMSS_TFE_2_CLK_SRC 49
#define GCC_CAMSS_TFE_2_CPHY_RX_CLK 50
#define GCC_CAMSS_TFE_2_CSID_CLK 51
#define GCC_CAMSS_TFE_2_CSID_CLK_SRC 52
#define GCC_CAMSS_TFE_CPHY_RX_CLK_SRC 53
#define GCC_CAMSS_TOP_AHB_CLK 54
#define GCC_CAMSS_TOP_AHB_CLK_SRC 55
#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK 56
#define GCC_CPUSS_AHB_CLK 57
#define GCC_CPUSS_GNOC_CLK 60
#define GCC_DISP_AHB_CLK 61
#define GCC_DISP_GPLL0_DIV_CLK_SRC 62
#define GCC_DISP_HF_AXI_CLK 63
#define GCC_DISP_THROTTLE_CORE_CLK 64
#define GCC_DISP_XO_CLK 65
#define GCC_GP1_CLK 66
#define GCC_GP1_CLK_SRC 67
#define GCC_GP2_CLK 68
#define GCC_GP2_CLK_SRC 69
#define GCC_GP3_CLK 70
#define GCC_GP3_CLK_SRC 71
#define GCC_GPU_CFG_AHB_CLK 72
#define GCC_GPU_GPLL0_CLK_SRC 73
#define GCC_GPU_GPLL0_DIV_CLK_SRC 74
#define GCC_GPU_IREF_CLK 75
#define GCC_GPU_MEMNOC_GFX_CLK 76
#define GCC_GPU_SNOC_DVM_GFX_CLK 77
#define GCC_GPU_THROTTLE_CORE_CLK 78
#define GCC_GPU_THROTTLE_XO_CLK 79
#define GCC_PDM2_CLK 80
#define GCC_PDM2_CLK_SRC 81
#define GCC_PDM_AHB_CLK 82
#define GCC_PDM_XO4_CLK 83
#define GCC_PRNG_AHB_CLK 84
#define GCC_QMIP_CAMERA_NRT_AHB_CLK 85
#define GCC_QMIP_CAMERA_RT_AHB_CLK 86
#define GCC_QMIP_DISP_AHB_CLK 87
#define GCC_QMIP_GPU_CFG_AHB_CLK 88
#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK 89
#define GCC_QUPV3_WRAP0_CORE_2X_CLK 90
#define GCC_QUPV3_WRAP0_CORE_CLK 91
#define GCC_QUPV3_WRAP0_S0_CLK 92
#define GCC_QUPV3_WRAP0_S0_CLK_SRC 93
#define GCC_QUPV3_WRAP0_S1_CLK 94
#define GCC_QUPV3_WRAP0_S1_CLK_SRC 95
#define GCC_QUPV3_WRAP0_S2_CLK 96
#define GCC_QUPV3_WRAP0_S2_CLK_SRC 97
#define GCC_QUPV3_WRAP0_S3_CLK 98
#define GCC_QUPV3_WRAP0_S3_CLK_SRC 99
#define GCC_QUPV3_WRAP0_S4_CLK 100
#define GCC_QUPV3_WRAP0_S4_CLK_SRC 101
#define GCC_QUPV3_WRAP0_S5_CLK 102
#define GCC_QUPV3_WRAP0_S5_CLK_SRC 103
#define GCC_QUPV3_WRAP_0_M_AHB_CLK 104
#define GCC_QUPV3_WRAP_0_S_AHB_CLK 105
#define GCC_SDCC1_AHB_CLK 106
#define GCC_SDCC1_APPS_CLK 107
#define GCC_SDCC1_APPS_CLK_SRC 108
#define GCC_SDCC1_ICE_CORE_CLK 109
#define GCC_SDCC1_ICE_CORE_CLK_SRC 110
#define GCC_SDCC2_AHB_CLK 111
#define GCC_SDCC2_APPS_CLK 112
#define GCC_SDCC2_APPS_CLK_SRC 113
#define GCC_SYS_NOC_CPUSS_AHB_CLK 114
#define GCC_SYS_NOC_UFS_PHY_AXI_CLK 115
#define GCC_SYS_NOC_USB3_PRIM_AXI_CLK 116
#define GCC_UFS_PHY_AHB_CLK 117
#define GCC_UFS_PHY_AXI_CLK 118
#define GCC_UFS_PHY_AXI_CLK_SRC 119
#define GCC_UFS_PHY_ICE_CORE_CLK 120
#define GCC_UFS_PHY_ICE_CORE_CLK_SRC 121
#define GCC_UFS_PHY_PHY_AUX_CLK 122
#define GCC_UFS_PHY_PHY_AUX_CLK_SRC 123
#define GCC_UFS_PHY_RX_SYMBOL_0_CLK 124
#define GCC_UFS_PHY_TX_SYMBOL_0_CLK 125
#define GCC_UFS_PHY_UNIPRO_CORE_CLK 126
#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC 127
#define GCC_USB30_PRIM_MASTER_CLK 128
#define GCC_USB30_PRIM_MASTER_CLK_SRC 129
#define GCC_USB30_PRIM_MOCK_UTMI_CLK 130
#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC 131
#define GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC 132
#define GCC_USB30_PRIM_SLEEP_CLK 133
#define GCC_USB3_PRIM_CLKREF_CLK 134
#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC 135
#define GCC_USB3_PRIM_PHY_COM_AUX_CLK 136
#define GCC_USB3_PRIM_PHY_PIPE_CLK 137
#define GCC_VCODEC0_AXI_CLK 138
#define GCC_VENUS_AHB_CLK 139
#define GCC_VENUS_CTL_AXI_CLK 140
#define GCC_VIDEO_AHB_CLK 141
#define GCC_VIDEO_AXI0_CLK 142
#define GCC_VIDEO_THROTTLE_CORE_CLK 143
#define GCC_VIDEO_VCODEC0_SYS_CLK 144
#define GCC_VIDEO_VENUS_CLK_SRC 145
#define GCC_VIDEO_VENUS_CTL_CLK 146
#define GCC_VIDEO_XO_CLK 147
#define GCC_AHB2PHY_CSI_CLK 148
#define GCC_AHB2PHY_USB_CLK 149
#define GCC_BIMC_GPU_AXI_CLK 150
#define GCC_BOOT_ROM_AHB_CLK 151
#define GCC_CAM_THROTTLE_NRT_CLK 152
#define GCC_CAM_THROTTLE_RT_CLK 153
#define GCC_CAMERA_AHB_CLK 154
#define GCC_CAMERA_XO_CLK 155
#define GCC_CAMSS_AXI_CLK 156
#define GCC_CAMSS_AXI_CLK_SRC 157
#define GCC_CAMSS_CAMNOC_ATB_CLK 158
#define GCC_CAMSS_CAMNOC_NTS_XO_CLK 159
#define GCC_CAMSS_CCI_0_CLK 160
#define GCC_CAMSS_CCI_CLK_SRC 161
#define GCC_CAMSS_CPHY_0_CLK 162
#define GCC_CAMSS_CPHY_1_CLK 163
#define GCC_CAMSS_CPHY_2_CLK 164
#define GCC_UFS_CLKREF_CLK 165
#define GCC_DISP_GPLL0_CLK_SRC 166
/* GCC resets */
#define GCC_QUSB2PHY_PRIM_BCR 0
#define GCC_QUSB2PHY_SEC_BCR 1
#define GCC_SDCC1_BCR 2
#define GCC_UFS_PHY_BCR 3
#define GCC_USB30_PRIM_BCR 4
#define GCC_USB_PHY_CFG_AHB2PHY_BCR 5
#define GCC_VCODEC0_BCR 6
#define GCC_VENUS_BCR 7
#define GCC_VIDEO_INTERFACE_BCR 8
#define GCC_USB3PHY_PHY_PRIM_SP0_BCR 9
#define GCC_USB3_PHY_PRIM_SP0_BCR 10
#define GCC_SDCC2_BCR 11
/* Indexes for GDSCs */
#define GCC_CAMSS_TOP_GDSC 0
#define GCC_UFS_PHY_GDSC 1
#define GCC_USB30_PRIM_GDSC 2
#define GCC_VCODEC0_GDSC 3
#define GCC_VENUS_GDSC 4
#define HLOS1_VOTE_TURING_MMU_TBU1_GDSC 5
#define HLOS1_VOTE_TURING_MMU_TBU0_GDSC 6
#define HLOS1_VOTE_MM_SNOC_MMU_TBU_RT_GDSC 7
#define HLOS1_VOTE_MM_SNOC_MMU_TBU_NRT_GDSC 8
#endif
|
