summaryrefslogtreecommitdiffstats
path: root/include/dt-bindings/clock/sophgo,cv1800.h
blob: cfbeca25a65058ea39b821c7b7c85b794a752998 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
/*
 * Copyright (C) 2023 Sophgo Ltd.
 */

#ifndef __DT_BINDINGS_SOPHGO_CV1800_CLK_H__
#define __DT_BINDINGS_SOPHGO_CV1800_CLK_H__

#define CLK_MPLL			0
#define CLK_TPLL			1
#define CLK_FPLL			2
#define CLK_MIPIMPLL			3
#define CLK_A0PLL			4
#define CLK_DISPPLL			5
#define CLK_CAM0PLL			6
#define CLK_CAM1PLL			7

#define CLK_MIPIMPLL_D3			8
#define CLK_CAM0PLL_D2			9
#define CLK_CAM0PLL_D3			10

#define CLK_TPU				11
#define CLK_TPU_FAB			12
#define CLK_AHB_ROM			13
#define CLK_DDR_AXI_REG			14
#define CLK_RTC_25M			15
#define CLK_SRC_RTC_SYS_0		16
#define CLK_TEMPSEN			17
#define CLK_SARADC			18
#define CLK_EFUSE			19
#define CLK_APB_EFUSE			20
#define CLK_DEBUG			21
#define CLK_AP_DEBUG			22
#define CLK_XTAL_MISC			23
#define CLK_AXI4_EMMC			24
#define CLK_EMMC			25
#define CLK_EMMC_100K			26
#define CLK_AXI4_SD0			27
#define CLK_SD0				28
#define CLK_SD0_100K			29
#define CLK_AXI4_SD1			30
#define CLK_SD1				31
#define CLK_SD1_100K			32
#define CLK_SPI_NAND			33
#define CLK_ETH0_500M			34
#define CLK_AXI4_ETH0			35
#define CLK_ETH1_500M			36
#define CLK_AXI4_ETH1			37
#define CLK_APB_GPIO			38
#define CLK_APB_GPIO_INTR		39
#define CLK_GPIO_DB			40
#define CLK_AHB_SF			41
#define CLK_AHB_SF1			42
#define CLK_A24M			43
#define CLK_AUDSRC			44
#define CLK_APB_AUDSRC			45
#define CLK_SDMA_AXI			46
#define CLK_SDMA_AUD0			47
#define CLK_SDMA_AUD1			48
#define CLK_SDMA_AUD2			49
#define CLK_SDMA_AUD3			50
#define CLK_I2C				51
#define CLK_APB_I2C			52
#define CLK_APB_I2C0			53
#define CLK_APB_I2C1			54
#define CLK_APB_I2C2			55
#define CLK_APB_I2C3			56
#define CLK_APB_I2C4			57
#define CLK_APB_WDT			58
#define CLK_PWM_SRC			59
#define CLK_PWM				60
#define CLK_SPI				61
#define CLK_APB_SPI0			62
#define CLK_APB_SPI1			63
#define CLK_APB_SPI2			64
#define CLK_APB_SPI3			65
#define CLK_1M				66
#define CLK_CAM0_200			67
#define CLK_PM				68
#define CLK_TIMER0			69
#define CLK_TIMER1			70
#define CLK_TIMER2			71
#define CLK_TIMER3			72
#define CLK_TIMER4			73
#define CLK_TIMER5			74
#define CLK_TIMER6			75
#define CLK_TIMER7			76
#define CLK_UART0			77
#define CLK_APB_UART0			78
#define CLK_UART1			79
#define CLK_APB_UART1			80
#define CLK_UART2			81
#define CLK_APB_UART2			82
#define CLK_UART3			83
#define CLK_APB_UART3			84
#define CLK_UART4			85
#define CLK_APB_UART4			86
#define CLK_APB_I2S0			87
#define CLK_APB_I2S1			88
#define CLK_APB_I2S2			89
#define CLK_APB_I2S3			90
#define CLK_AXI4_USB			91
#define CLK_APB_USB			92
#define CLK_USB_125M			93
#define CLK_USB_33K			94
#define CLK_USB_12M			95
#define CLK_AXI4			96
#define CLK_AXI6			97
#define CLK_DSI_ESC			98
#define CLK_AXI_VIP			99
#define CLK_SRC_VIP_SYS_0		100
#define CLK_SRC_VIP_SYS_1		101
#define CLK_SRC_VIP_SYS_2		102
#define CLK_SRC_VIP_SYS_3		103
#define CLK_SRC_VIP_SYS_4		104
#define CLK_CSI_BE_VIP			105
#define CLK_CSI_MAC0_VIP		106
#define CLK_CSI_MAC1_VIP		107
#define CLK_CSI_MAC2_VIP		108
#define CLK_CSI0_RX_VIP			109
#define CLK_CSI1_RX_VIP			110
#define CLK_ISP_TOP_VIP			111
#define CLK_IMG_D_VIP			112
#define CLK_IMG_V_VIP			113
#define CLK_SC_TOP_VIP			114
#define CLK_SC_D_VIP			115
#define CLK_SC_V1_VIP			116
#define CLK_SC_V2_VIP			117
#define CLK_SC_V3_VIP			118
#define CLK_DWA_VIP			119
#define CLK_BT_VIP			120
#define CLK_DISP_VIP			121
#define CLK_DSI_MAC_VIP			122
#define CLK_LVDS0_VIP			123
#define CLK_LVDS1_VIP			124
#define CLK_PAD_VI_VIP			125
#define CLK_PAD_VI1_VIP			126
#define CLK_PAD_VI2_VIP			127
#define CLK_CFG_REG_VIP			128
#define CLK_VIP_IP0			129
#define CLK_VIP_IP1			130
#define CLK_VIP_IP2			131
#define CLK_VIP_IP3			132
#define CLK_IVE_VIP			133
#define CLK_RAW_VIP			134
#define CLK_OSDC_VIP			135
#define CLK_CAM0_VIP			136
#define CLK_AXI_VIDEO_CODEC		137
#define CLK_VC_SRC0			138
#define CLK_VC_SRC1			139
#define CLK_VC_SRC2			140
#define CLK_H264C			141
#define CLK_APB_H264C			142
#define CLK_H265C			143
#define CLK_APB_H265C			144
#define CLK_JPEG			145
#define CLK_APB_JPEG			146
#define CLK_CAM0			147
#define CLK_CAM1			148
#define CLK_WGN				149
#define CLK_WGN0			150
#define CLK_WGN1			151
#define CLK_WGN2			152
#define CLK_KEYSCAN			153
#define CLK_CFG_REG_VC			154
#define CLK_C906_0			155
#define CLK_C906_1			156
#define CLK_A53				157
#define CLK_CPU_AXI0			158
#define CLK_CPU_GIC			159
#define CLK_XTAL_AP			160

// Only for CV181x
#define CLK_DISP_SRC_VIP		161

#endif /* __DT_BINDINGS_SOPHGO_CV1800_CLK_H__ */