summaryrefslogtreecommitdiffstats
path: root/include/dt-bindings/pinctrl/pinctrl-zynqmp.h
blob: cdb215734bdf5cb06da5836f20512a30fcf61ab1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * MIO pin configuration defines for Xilinx ZynqMP
 *
 * Copyright (C) 2020 Xilinx, Inc.
 */

#ifndef _DT_BINDINGS_PINCTRL_ZYNQMP_H
#define _DT_BINDINGS_PINCTRL_ZYNQMP_H

/* Bit value for different voltage levels */
#define IO_STANDARD_LVCMOS33	0
#define IO_STANDARD_LVCMOS18	1

/* Bit values for Slew Rates */
#define SLEW_RATE_FAST		0
#define SLEW_RATE_SLOW		1

#endif /* _DT_BINDINGS_PINCTRL_ZYNQMP_H */