blob: fe6d5b60a031f975157ae00d9de73f817a620b0c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef PERF_CACHELINE_H
#define PERF_CACHELINE_H
#include <linux/compiler.h>
int __pure cacheline_size(void);
/*
* Some architectures have 'Adjacent Cacheline Prefetch' feature,
* which performs like the cacheline size being doubled.
*/
static inline u64 cl_address(u64 address, bool double_cl)
{
u64 size = cacheline_size();
if (double_cl)
size *= 2;
/* return the cacheline of the address */
return (address & ~(size - 1));
}
static inline u64 cl_offset(u64 address, bool double_cl)
{
u64 size = cacheline_size();
if (double_cl)
size *= 2;
/* return the offset inside cacheline */
return (address & (size - 1));
}
#endif // PERF_CACHELINE_H
|
