blob: c948f3f8c90e1825d5ab4a58bddfdcc842e438b4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
|
## The following neon instructions are currently not implemented in stdarch
### Not implemented on arm:
`vcadd_rot270_f32`
`vcadd_rot90_f32`
`vcaddq_rot270_f32`
`vcaddq_rot90_f32`
`vdot_s32`
`vdot_u32`
`vdotq_s32`
`vdotq_u32`
`vdot_lane_s32`
`vdot_lane_u32`
`vdotq_lane_s32`
`vdotq_lane_u32`
`vcmla_f32`
`vcmla_lane_f32`
`vcmla_laneq_f32`
`vcmla_rot180_f32`
`vcmla_rot180_lane_f32`
`vcmla_rot180_laneq_f32`
`vcmla_rot270_f32`
`vcmla_rot270_lane_f32`
`vcmla_rot270_laneq_f32`
`vcmla_rot90_f32`
`vcmla_rot90_lane_f32`
`vcmla_rot90_laneq_f32`
`vcmlaq_f32`
`vcmlaq_lane_f32`
`vcmlaq_laneq_f32`
`vcmlaq_rot180_f32`
`vcmlaq_rot180_lane_f32`
`vcmlaq_rot180_laneq_f32`
`vcmlaq_rot270_f32`
`vcmlaq_rot270_lane_f32`
`vcmlaq_rot270_laneq_f32`
`vcmlaq_rot90_f32`
`vcmlaq_rot90_lane_f32`
`vcmlaq_rot90_laneq_f32`
### Not implemented in LLVM:
`vrnd32x_f64`
`vrnd32xq_f64`
`vrnd32z_f64`
`vrnd32zq_f64`
`vrnd64x_f64`
`vrnd64xq_f64`
`vrnd64z_f64`
`vrnd64zq_f64`
### LLVM Select errors may occur:
`vsudot_lane_s32`
`vsudot_laneq_s32`
`vsudotq_lane_s32`
`vsudotq_laneq_s32`
`vusdot_lane_s32`
`vusdot_laneq_s32`
`vusdot_s32`
`vusdotq_lane_s32`
`vusdotq_laneq_s32`
`vusdotq_s32v`
|
