summaryrefslogtreecommitdiffstats
path: root/src/test/mir-opt/inline/inline_diverging.g.Inline.diff
blob: a25f1454fac612bb835a9896363c4113e9e76b16 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
- // MIR for `g` before Inline
+ // MIR for `g` after Inline
  
  fn g(_1: i32) -> u32 {
      debug i => _1;                       // in scope 0 at $DIR/inline-diverging.rs:+0:10: +0:11
      let mut _0: u32;                     // return place in scope 0 at $DIR/inline-diverging.rs:+0:21: +0:24
      let mut _2: bool;                    // in scope 0 at $DIR/inline-diverging.rs:+1:8: +1:13
      let mut _3: i32;                     // in scope 0 at $DIR/inline-diverging.rs:+1:8: +1:9
      let mut _4: i32;                     // in scope 0 at $DIR/inline-diverging.rs:+2:9: +2:10
      let mut _5: !;                       // in scope 0 at $DIR/inline-diverging.rs:+3:12: +5:6
      let _6: !;                           // in scope 0 at $DIR/inline-diverging.rs:+4:9: +4:16
+     scope 1 (inlined panic) {            // at $DIR/inline-diverging.rs:16:9: 16:16
+         let mut _7: !;                   // in scope 1 at $SRC_DIR/std/src/panic.rs:LL:COL
+     }
  
      bb0: {
          StorageLive(_2);                 // scope 0 at $DIR/inline-diverging.rs:+1:8: +1:13
          StorageLive(_3);                 // scope 0 at $DIR/inline-diverging.rs:+1:8: +1:9
          _3 = _1;                         // scope 0 at $DIR/inline-diverging.rs:+1:8: +1:9
          _2 = Gt(move _3, const 0_i32);   // scope 0 at $DIR/inline-diverging.rs:+1:8: +1:13
          StorageDead(_3);                 // scope 0 at $DIR/inline-diverging.rs:+1:12: +1:13
          switchInt(move _2) -> [false: bb2, otherwise: bb1]; // scope 0 at $DIR/inline-diverging.rs:+1:8: +1:13
      }
  
      bb1: {
          StorageLive(_4);                 // scope 0 at $DIR/inline-diverging.rs:+2:9: +2:10
          _4 = _1;                         // scope 0 at $DIR/inline-diverging.rs:+2:9: +2:10
          _0 = move _4 as u32 (Misc);      // scope 0 at $DIR/inline-diverging.rs:+2:9: +2:17
          StorageDead(_4);                 // scope 0 at $DIR/inline-diverging.rs:+2:16: +2:17
          StorageDead(_2);                 // scope 0 at $DIR/inline-diverging.rs:+5:5: +5:6
          return;                          // scope 0 at $DIR/inline-diverging.rs:+6:2: +6:2
      }
  
      bb2: {
          StorageLive(_6);                 // scope 0 at $DIR/inline-diverging.rs:+4:9: +4:16
-         _6 = panic();                    // scope 0 at $DIR/inline-diverging.rs:+4:9: +4:16
+         StorageLive(_7);                 // scope 1 at $SRC_DIR/std/src/panic.rs:LL:COL
+         _7 = begin_panic::<&str>(const "explicit panic"); // scope 1 at $SRC_DIR/std/src/panic.rs:LL:COL
                                           // mir::Constant
-                                          // + span: $DIR/inline-diverging.rs:16:9: 16:14
-                                          // + literal: Const { ty: fn() -> ! {panic}, val: Value(<ZST>) }
+                                          // + span: $SRC_DIR/std/src/panic.rs:LL:COL
+                                          // + literal: Const { ty: fn(&str) -> ! {begin_panic::<&str>}, val: Value(<ZST>) }
+                                          // mir::Constant
+                                          // + span: $SRC_DIR/std/src/panic.rs:LL:COL
+                                          // + literal: Const { ty: &str, val: Value(Slice(..)) }
      }
  }