tests/mir-opt/inline/unchecked_shifts.unchecked_shl_unsigned_smaller.PreCodegen.after.panic-abort.mir


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27

// MIR for `unchecked_shl_unsigned_smaller` after PreCodegen

fn unchecked_shl_unsigned_smaller(_1: u16, _2: u32) -> u16 {
    debug a => _1;
    debug b => _2;
    let mut _0: u16;
    scope 1 (inlined core::num::<impl u16>::unchecked_shl) {
        debug self => _1;
        debug rhs => _2;
        let mut _3: bool;
        let mut _4: u16;
        scope 2 {
        }
    }

    bb0: {
        StorageLive(_4);
        StorageLive(_3);
        _3 = Le(_2, const 65535_u32);
        assume(move _3);
        StorageDead(_3);
        _4 = _2 as u16 (IntToInt);
        _0 = ShlUnchecked(_1, move _4);
        StorageDead(_4);
        return;
    }
}