tests/mir-opt/inline/unchecked_shifts.unchecked_shr_signed_bigger.PreCodegen.after.panic-unwind.mir


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

// MIR for `unchecked_shr_signed_bigger` after PreCodegen

fn unchecked_shr_signed_bigger(_1: i64, _2: u32) -> i64 {
    debug a => _1;
    debug b => _2;
    let mut _0: i64;
    scope 1 (inlined core::num::<impl i64>::unchecked_shr) {
        debug self => _1;
        debug rhs => _2;
        let mut _3: i64;
        scope 2 {
        }
    }

    bb0: {
        StorageLive(_3);
        _3 = _2 as i64 (IntToInt);
        _0 = ShrUnchecked(_1, move _3);
        StorageDead(_3);
        return;
    }
}