blob: 70461b445592b114282532900bed5d5b8c86cec8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
|
// MIR for `checked_shl` after PreCodegen
fn checked_shl(_1: u32, _2: u32) -> Option<u32> {
debug x => _1;
debug rhs => _2;
let mut _0: std::option::Option<u32>;
scope 1 (inlined core::num::<impl u32>::checked_shl) {
debug self => _1;
debug rhs => _2;
let mut _7: (u32, bool);
let _8: u32;
let _9: bool;
let mut _10: bool;
scope 2 {
debug a => _8;
debug b => _9;
}
scope 3 (inlined core::num::<impl u32>::overflowing_shl) {
debug self => _1;
debug rhs => _2;
let mut _5: u32;
let mut _6: bool;
scope 4 (inlined core::num::<impl u32>::wrapping_shl) {
debug self => _1;
debug rhs => _2;
let mut _3: u32;
let mut _4: u32;
scope 5 {
scope 6 (inlined core::num::<impl u32>::unchecked_shl) {
debug self => _1;
debug rhs => _4;
scope 7 {
}
}
}
}
}
}
bb0: {
StorageLive(_8);
StorageLive(_9);
StorageLive(_7);
StorageLive(_5);
StorageLive(_4);
StorageLive(_3);
_3 = const 31_u32;
_4 = BitAnd(_2, move _3);
StorageDead(_3);
_5 = ShlUnchecked(_1, _4);
StorageDead(_4);
StorageLive(_6);
_6 = Ge(_2, const _);
_7 = (move _5, move _6);
StorageDead(_6);
StorageDead(_5);
_8 = (_7.0: u32);
_9 = (_7.1: bool);
StorageDead(_7);
StorageLive(_10);
_10 = unlikely(_9) -> [return: bb1, unwind unreachable];
}
bb1: {
switchInt(move _10) -> [0: bb2, otherwise: bb3];
}
bb2: {
_0 = Option::<u32>::Some(_8);
goto -> bb4;
}
bb3: {
_0 = Option::<u32>::None;
goto -> bb4;
}
bb4: {
StorageDead(_10);
StorageDead(_9);
StorageDead(_8);
return;
}
}
|
