summaryrefslogtreecommitdiffstats
path: root/tests/mir-opt/pre-codegen/mem_replace.mem_replace.PreCodegen.after.mir
blob: f8f4f5b995923cafdc243194159d4a5a2421cc3e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
// MIR for `mem_replace` after PreCodegen

fn mem_replace(_1: &mut u32, _2: u32) -> u32 {
    debug r => _1;
    debug v => _2;
    let mut _0: u32;
    scope 1 (inlined std::mem::replace::<u32>) {
        debug dest => _1;
        debug src => _2;
        let mut _3: *const u32;
        let mut _4: *mut u32;
        scope 2 {
            scope 3 {
                debug result => _0;
                scope 7 (inlined std::ptr::write::<u32>) {
                    debug dst => _4;
                    debug src => _2;
                    let mut _6: *mut u32;
                    scope 8 {
                        scope 9 (inlined std::ptr::write::runtime::<u32>) {
                            debug dst => _6;
                        }
                    }
                }
            }
            scope 4 (inlined std::ptr::read::<u32>) {
                debug src => _3;
                let mut _5: *const u32;
                scope 5 {
                    scope 6 (inlined std::ptr::read::runtime::<u32>) {
                        debug src => _5;
                    }
                }
            }
        }
    }

    bb0: {
        StorageLive(_3);
        _3 = &raw const (*_1);
        StorageLive(_5);
        _0 = (*_3);
        StorageDead(_5);
        StorageDead(_3);
        StorageLive(_4);
        _4 = &raw mut (*_1);
        StorageLive(_6);
        (*_4) = _2;
        StorageDead(_6);
        StorageDead(_4);
        return;
    }
}