summaryrefslogtreecommitdiffstats
path: root/tests/expected/lscpu/lscpu-rv64-visionfive2
diff options
context:
space:
mode:
authorDaniel Baumann <daniel.baumann@progress-linux.org>2024-04-14 19:33:34 +0000
committerDaniel Baumann <daniel.baumann@progress-linux.org>2024-04-14 19:33:34 +0000
commit1272be04be0cb803eec87f602edb2e3e6f111aea (patch)
treebce17f6478cdd9f3c4ec3d751135dc42786d6a56 /tests/expected/lscpu/lscpu-rv64-visionfive2
parentReleasing progress-linux version 2.39.3-11~progress7.99u1. (diff)
downloadutil-linux-1272be04be0cb803eec87f602edb2e3e6f111aea.tar.xz
util-linux-1272be04be0cb803eec87f602edb2e3e6f111aea.zip
Merging upstream version 2.40.
Signed-off-by: Daniel Baumann <daniel.baumann@progress-linux.org>
Diffstat (limited to 'tests/expected/lscpu/lscpu-rv64-visionfive2')
-rw-r--r--tests/expected/lscpu/lscpu-rv64-visionfive233
1 files changed, 33 insertions, 0 deletions
diff --git a/tests/expected/lscpu/lscpu-rv64-visionfive2 b/tests/expected/lscpu/lscpu-rv64-visionfive2
new file mode 100644
index 0000000..0b2390d
--- /dev/null
+++ b/tests/expected/lscpu/lscpu-rv64-visionfive2
@@ -0,0 +1,33 @@
+Byte Order: Little Endian
+CPU(s): 4
+On-line CPU(s) list: 0-3
+Vendor ID: 0x489
+Model name: sifive,u74-mc
+CPU family: 0x8000000000000007
+Model: 0x4210427
+Thread(s) per core: 1
+Core(s) per socket: 4
+Socket(s): 1
+L1d cache: 128 KiB (4 instances)
+L1i cache: 128 KiB (4 instances)
+L2 cache: 2 MiB (1 instance)
+NUMA node(s): 1
+NUMA node0 CPU(s): 0-3
+
+# The following is the parsable format, which can be fed to other
+# programs. Each different item in every column has an unique ID
+# starting usually from zero.
+# CPU,Core,Socket,Node,,L1d,L1i,L2
+0,0,0,0,,0,0,0
+1,1,0,0,,1,1,0
+2,2,0,0,,2,2,0
+3,3,0,0,,3,3,0
+
+# The following is the parsable format, which can be fed to other
+# programs. Each different item in every column has an unique ID
+# starting usually from zero.
+# CPU,Core,Socket,Node,,L1d,L1i,L2
+0,3,0,0,,0,0,0
+1,1,0,0,,1,1,0
+2,2,0,0,,2,2,0
+3,4,0,0,,3,3,0