1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
|
/* $Id: IEMAllInstructionsVexMap3.cpp.h $ */
/** @file
* IEM - Instruction Decoding and Emulation, 0x0f 0x3a map.
*
* @remarks IEMAllInstructionsThree0f3a.cpp.h is a VEX mirror of this file.
* Any update here is likely needed in that file too.
*/
/*
* Copyright (C) 2011-2023 Oracle and/or its affiliates.
*
* This file is part of VirtualBox base platform packages, as
* available from https://www.virtualbox.org.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation, in version 3 of the
* License.
*
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, see <https://www.gnu.org/licenses>.
*
* SPDX-License-Identifier: GPL-3.0-only
*/
/** @name VEX Opcode Map 3
* @{
*/
/**
* Common worker for AVX2 instructions on the forms:
* - vpxxx xmm0, xmm1, xmm2/mem128, imm8
* - vpxxx ymm0, ymm1, ymm2/mem256, imm8
*
* Takes function table for function w/o implicit state parameter.
*
* Exceptions type 4. AVX cpuid check for 128-bit operation, AVX2 for 256-bit.
*/
FNIEMOP_DEF_1(iemOpCommonAvxAvx2_Vx_Hx_Wx_Ib_Opt, PCIEMOPMEDIAOPTF3IMM8, pImpl)
{
uint8_t bRm; IEM_OPCODE_GET_NEXT_U8(&bRm);
if (IEM_IS_MODRM_REG_MODE(bRm))
{
/*
* Register, register.
*/
if (pVCpu->iem.s.uVexLength)
{
uint8_t bImm; IEM_OPCODE_GET_NEXT_U8(&bImm);
IEMOP_HLP_DONE_VEX_DECODING_EX(fAvx2);
IEM_MC_BEGIN(4, 3);
IEM_MC_LOCAL(RTUINT256U, uDst);
IEM_MC_LOCAL(RTUINT256U, uSrc1);
IEM_MC_LOCAL(RTUINT256U, uSrc2);
IEM_MC_ARG_LOCAL_REF(PRTUINT256U, puDst, uDst, 0);
IEM_MC_ARG_LOCAL_REF(PCRTUINT256U, puSrc1, uSrc1, 1);
IEM_MC_ARG_LOCAL_REF(PCRTUINT256U, puSrc2, uSrc2, 2);
IEM_MC_ARG_CONST(uint8_t, bImmArg, /*=*/ bImm, 3);
IEM_MC_MAYBE_RAISE_AVX2_RELATED_XCPT();
IEM_MC_PREPARE_AVX_USAGE();
IEM_MC_FETCH_YREG_U256(uSrc1, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_FETCH_YREG_U256(uSrc2, IEM_GET_MODRM_RM(pVCpu, bRm));
IEM_MC_CALL_VOID_AIMPL_4(pImpl->pfnU256, puDst, puSrc1, puSrc2, bImmArg);
IEM_MC_STORE_YREG_U256_ZX_VLMAX(IEM_GET_MODRM_REG(pVCpu, bRm), uDst);
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
else
{
uint8_t bImm; IEM_OPCODE_GET_NEXT_U8(&bImm);
IEMOP_HLP_DONE_VEX_DECODING_EX(fAvx);
IEM_MC_BEGIN(4, 0);
IEM_MC_ARG(PRTUINT128U, puDst, 0);
IEM_MC_ARG(PCRTUINT128U, puSrc1, 1);
IEM_MC_ARG(PCRTUINT128U, puSrc2, 2);
IEM_MC_ARG_CONST(uint8_t, bImmArg, /*=*/ bImm, 3);
IEM_MC_MAYBE_RAISE_AVX2_RELATED_XCPT();
IEM_MC_PREPARE_AVX_USAGE();
IEM_MC_REF_XREG_U128(puDst, IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_REF_XREG_U128_CONST(puSrc1, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_REF_XREG_U128_CONST(puSrc2, IEM_GET_MODRM_RM(pVCpu, bRm));
IEM_MC_CALL_VOID_AIMPL_4(pImpl->pfnU128, puDst, puSrc1, puSrc2, bImmArg);
IEM_MC_CLEAR_YREG_128_UP( IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
}
else
{
/*
* Register, memory.
*/
if (pVCpu->iem.s.uVexLength)
{
IEM_MC_BEGIN(4, 4);
IEM_MC_LOCAL(RTUINT256U, uDst);
IEM_MC_LOCAL(RTUINT256U, uSrc1);
IEM_MC_LOCAL(RTUINT256U, uSrc2);
IEM_MC_LOCAL(RTGCPTR, GCPtrEffSrc);
IEM_MC_ARG_LOCAL_REF(PRTUINT256U, puDst, uDst, 0);
IEM_MC_ARG_LOCAL_REF(PCRTUINT256U, puSrc1, uSrc1, 1);
IEM_MC_ARG_LOCAL_REF(PCRTUINT256U, puSrc2, uSrc2, 2);
IEM_MC_CALC_RM_EFF_ADDR(GCPtrEffSrc, bRm, 0);
uint8_t bImm; IEM_OPCODE_GET_NEXT_U8(&bImm);
IEM_MC_ARG_CONST(uint8_t, bImmArg, /*=*/ bImm, 3);
IEMOP_HLP_DONE_VEX_DECODING_EX(fAvx2);
IEM_MC_MAYBE_RAISE_AVX2_RELATED_XCPT();
IEM_MC_PREPARE_AVX_USAGE();
IEM_MC_FETCH_MEM_U256_NO_AC(uSrc2, pVCpu->iem.s.iEffSeg, GCPtrEffSrc);
IEM_MC_FETCH_YREG_U256(uSrc1, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_CALL_VOID_AIMPL_4(pImpl->pfnU256, puDst, puSrc1, puSrc2, bImmArg);
IEM_MC_STORE_YREG_U256_ZX_VLMAX( IEM_GET_MODRM_REG(pVCpu, bRm), uDst);
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
else
{
IEM_MC_BEGIN(4, 2);
IEM_MC_LOCAL(RTUINT128U, uSrc2);
IEM_MC_LOCAL(RTGCPTR, GCPtrEffSrc);
IEM_MC_ARG(PRTUINT128U, puDst, 0);
IEM_MC_ARG(PCRTUINT128U, puSrc1, 1);
IEM_MC_ARG_LOCAL_REF(PCRTUINT128U, puSrc2, uSrc2, 2);
IEM_MC_CALC_RM_EFF_ADDR(GCPtrEffSrc, bRm, 0);
uint8_t bImm; IEM_OPCODE_GET_NEXT_U8(&bImm);
IEM_MC_ARG_CONST(uint8_t, bImmArg, /*=*/ bImm, 3);
IEMOP_HLP_DONE_VEX_DECODING_EX(fAvx);
IEM_MC_MAYBE_RAISE_AVX2_RELATED_XCPT();
IEM_MC_PREPARE_AVX_USAGE();
IEM_MC_FETCH_MEM_U128_NO_AC(uSrc2, pVCpu->iem.s.iEffSeg, GCPtrEffSrc);
IEM_MC_REF_XREG_U128(puDst, IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_REF_XREG_U128_CONST(puSrc1, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_CALL_VOID_AIMPL_4(pImpl->pfnU128, puDst, puSrc1, puSrc2, bImmArg);
IEM_MC_CLEAR_YREG_128_UP( IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
}
}
/** Opcode VEX.66.0F3A 0x00. */
FNIEMOP_STUB(iemOp_vpermq_Vqq_Wqq_Ib);
/** Opcode VEX.66.0F3A 0x01. */
FNIEMOP_STUB(iemOp_vpermqd_Vqq_Wqq_Ib);
/** Opcode VEX.66.0F3A 0x02. */
FNIEMOP_STUB(iemOp_vpblendd_Vx_Wx_Ib);
/* Opcode VEX.66.0F3A 0x03 - invalid */
/** Opcode VEX.66.0F3A 0x04. */
FNIEMOP_STUB(iemOp_vpermilps_Vx_Wx_Ib);
/** Opcode VEX.66.0F3A 0x05. */
FNIEMOP_STUB(iemOp_vpermilpd_Vx_Wx_Ib);
/** Opcode VEX.66.0F3A 0x06 (vex only) */
FNIEMOP_STUB(iemOp_vperm2f128_Vqq_Hqq_Wqq_Ib);
/* Opcode VEX.66.0F3A 0x07 - invalid */
/** Opcode VEX.66.0F3A 0x08. */
FNIEMOP_STUB(iemOp_vroundps_Vx_Wx_Ib);
/** Opcode VEX.66.0F3A 0x09. */
FNIEMOP_STUB(iemOp_vroundpd_Vx_Wx_Ib);
/** Opcode VEX.66.0F3A 0x0a. */
FNIEMOP_STUB(iemOp_vroundss_Vss_Wss_Ib);
/** Opcode VEX.66.0F3A 0x0b. */
FNIEMOP_STUB(iemOp_vroundsd_Vsd_Wsd_Ib);
/** Opcode VEX.66.0F3A 0x0c. */
FNIEMOP_DEF(iemOp_vblendps_Vx_Hx_Wx_Ib)
{
IEMOP_MNEMONIC3(VEX_RVM, VBLENDPS, vblendps, Vx, Hx, Wx, DISOPTYPE_HARMLESS, 0); /* @todo */
IEMOPMEDIAOPTF3IMM8_INIT_VARS(vblendps);
return FNIEMOP_CALL_1(iemOpCommonAvxAvx2_Vx_Hx_Wx_Ib_Opt, IEM_SELECT_HOST_OR_FALLBACK(fAvx2, &s_Host, &s_Fallback));
}
/** Opcode VEX.66.0F3A 0x0d. */
FNIEMOP_DEF(iemOp_vblendpd_Vx_Hx_Wx_Ib)
{
IEMOP_MNEMONIC3(VEX_RVM, VBLENDPD, vblendpd, Vx, Hx, Wx, DISOPTYPE_HARMLESS, 0); /* @todo */
IEMOPMEDIAOPTF3IMM8_INIT_VARS(vblendpd);
return FNIEMOP_CALL_1(iemOpCommonAvxAvx2_Vx_Hx_Wx_Ib_Opt, IEM_SELECT_HOST_OR_FALLBACK(fAvx2, &s_Host, &s_Fallback));
}
/** Opcode VEX.66.0F3A 0x0e. */
FNIEMOP_DEF(iemOp_vpblendw_Vx_Hx_Wx_Ib)
{
IEMOP_MNEMONIC3(VEX_RVM, VPBLENDW, vpblendw, Vx, Hx, Wx, DISOPTYPE_HARMLESS, 0); /* @todo */
IEMOPMEDIAOPTF3IMM8_INIT_VARS(vpblendw);
return FNIEMOP_CALL_1(iemOpCommonAvxAvx2_Vx_Hx_Wx_Ib_Opt, IEM_SELECT_HOST_OR_FALLBACK(fAvx2, &s_Host, &s_Fallback));
}
/** Opcode VEX.0F3A 0x0f - invalid. */
/** Opcode VEX.66.0F3A 0x0f. */
FNIEMOP_DEF(iemOp_vpalignr_Vx_Hx_Wx_Ib)
{
IEMOP_MNEMONIC3(VEX_RVM, VPALIGNR, vpalignr, Vx, Hx, Wx, DISOPTYPE_HARMLESS, 0); /* @todo */
IEMOPMEDIAOPTF3IMM8_INIT_VARS(vpalignr);
return FNIEMOP_CALL_1(iemOpCommonAvxAvx2_Vx_Hx_Wx_Ib_Opt, IEM_SELECT_HOST_OR_FALLBACK(fAvx2, &s_Host, &s_Fallback));
}
/* Opcode VEX.66.0F3A 0x10 - invalid */
/* Opcode VEX.66.0F3A 0x11 - invalid */
/* Opcode VEX.66.0F3A 0x12 - invalid */
/* Opcode VEX.66.0F3A 0x13 - invalid */
/** Opcode VEX.66.0F3A 0x14. */
FNIEMOP_STUB(iemOp_vpextrb_RdMb_Vdq_Ib);
/** Opcode VEX.66.0F3A 0x15. */
FNIEMOP_STUB(iemOp_vpextrw_RdMw_Vdq_Ib);
/** Opcode VEX.66.0F3A 0x16. */
FNIEMOP_STUB(iemOp_vpextrd_q_RdMw_Vdq_Ib);
/** Opcode VEX.66.0F3A 0x17. */
FNIEMOP_STUB(iemOp_vextractps_Ed_Vdq_Ib);
/** Opcode VEX.66.0F3A 0x18 (vex only). */
FNIEMOP_STUB(iemOp_vinsertf128_Vqq_Hqq_Wqq_Ib);
/** Opcode VEX.66.0F3A 0x19 (vex only). */
FNIEMOP_STUB(iemOp_vextractf128_Wdq_Vqq_Ib);
/* Opcode VEX.66.0F3A 0x1a - invalid */
/* Opcode VEX.66.0F3A 0x1b - invalid */
/* Opcode VEX.66.0F3A 0x1c - invalid */
/** Opcode VEX.66.0F3A 0x1d (vex only). */
FNIEMOP_STUB(iemOp_vcvtps2ph_Wx_Vx_Ib);
/* Opcode VEX.66.0F3A 0x1e - invalid */
/* Opcode VEX.66.0F3A 0x1f - invalid */
/** Opcode VEX.66.0F3A 0x20. */
FNIEMOP_STUB(iemOp_vpinsrb_Vdq_Hdq_RyMb_Ib);
/** Opcode VEX.66.0F3A 0x21, */
FNIEMOP_STUB(iemOp_vinsertps_Vdq_Hdq_UdqMd_Ib);
/** Opcode VEX.66.0F3A 0x22. */
FNIEMOP_STUB(iemOp_vpinsrd_q_Vdq_Hdq_Ey_Ib);
/* Opcode VEX.66.0F3A 0x23 - invalid */
/* Opcode VEX.66.0F3A 0x24 - invalid */
/* Opcode VEX.66.0F3A 0x25 - invalid */
/* Opcode VEX.66.0F3A 0x26 - invalid */
/* Opcode VEX.66.0F3A 0x27 - invalid */
/* Opcode VEX.66.0F3A 0x28 - invalid */
/* Opcode VEX.66.0F3A 0x29 - invalid */
/* Opcode VEX.66.0F3A 0x2a - invalid */
/* Opcode VEX.66.0F3A 0x2b - invalid */
/* Opcode VEX.66.0F3A 0x2c - invalid */
/* Opcode VEX.66.0F3A 0x2d - invalid */
/* Opcode VEX.66.0F3A 0x2e - invalid */
/* Opcode VEX.66.0F3A 0x2f - invalid */
/* Opcode VEX.66.0F3A 0x30 - invalid */
/* Opcode VEX.66.0F3A 0x31 - invalid */
/* Opcode VEX.66.0F3A 0x32 - invalid */
/* Opcode VEX.66.0F3A 0x33 - invalid */
/* Opcode VEX.66.0F3A 0x34 - invalid */
/* Opcode VEX.66.0F3A 0x35 - invalid */
/* Opcode VEX.66.0F3A 0x36 - invalid */
/* Opcode VEX.66.0F3A 0x37 - invalid */
/** Opcode VEX.66.0F3A 0x38 (vex only). */
FNIEMOP_STUB(iemOp_vinserti128_Vqq_Hqq_Wqq_Ib);
/** Opcode VEX.66.0F3A 0x39 (vex only). */
FNIEMOP_STUB(iemOp_vextracti128_Wdq_Vqq_Ib);
/* Opcode VEX.66.0F3A 0x3a - invalid */
/* Opcode VEX.66.0F3A 0x3b - invalid */
/* Opcode VEX.66.0F3A 0x3c - invalid */
/* Opcode VEX.66.0F3A 0x3d - invalid */
/* Opcode VEX.66.0F3A 0x3e - invalid */
/* Opcode VEX.66.0F3A 0x3f - invalid */
/** Opcode VEX.66.0F3A 0x40. */
FNIEMOP_STUB(iemOp_vdpps_Vx_Hx_Wx_Ib);
/** Opcode VEX.66.0F3A 0x41, */
FNIEMOP_STUB(iemOp_vdppd_Vdq_Hdq_Wdq_Ib);
/** Opcode VEX.66.0F3A 0x42. */
FNIEMOP_STUB(iemOp_vmpsadbw_Vx_Hx_Wx_Ib);
/* Opcode VEX.66.0F3A 0x43 - invalid */
/** Opcode VEX.66.0F3A 0x44. */
FNIEMOP_DEF(iemOp_vpclmulqdq_Vdq_Hdq_Wdq_Ib)
{
//IEMOP_MNEMONIC3(VEX_RVM, VPCLMULQDQ, vpclmulqdq, Vdq, Hdq, Wdq, DISOPTYPE_HARMLESS, 0); /* @todo */
uint8_t bRm; IEM_OPCODE_GET_NEXT_U8(&bRm);
if (IEM_IS_MODRM_REG_MODE(bRm))
{
/*
* Register, register.
*/
uint8_t bImm; IEM_OPCODE_GET_NEXT_U8(&bImm);
IEMOP_HLP_DONE_VEX_DECODING_L0_EX(fPclMul);
IEM_MC_BEGIN(4, 0);
IEM_MC_ARG(PRTUINT128U, puDst, 0);
IEM_MC_ARG(PCRTUINT128U, puSrc1, 1);
IEM_MC_ARG(PCRTUINT128U, puSrc2, 2);
IEM_MC_ARG_CONST(uint8_t, bImmArg, /*=*/ bImm, 3);
IEM_MC_MAYBE_RAISE_AVX_RELATED_XCPT();
IEM_MC_PREPARE_AVX_USAGE();
IEM_MC_REF_XREG_U128(puDst, IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_REF_XREG_U128_CONST(puSrc1, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_REF_XREG_U128_CONST(puSrc2, IEM_GET_MODRM_RM(pVCpu, bRm));
IEM_MC_CALL_VOID_AIMPL_4(IEM_SELECT_HOST_OR_FALLBACK(fPclMul, iemAImpl_vpclmulqdq_u128, iemAImpl_vpclmulqdq_u128_fallback),
puDst, puSrc1, puSrc2, bImmArg);
IEM_MC_CLEAR_YREG_128_UP( IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
else
{
/*
* Register, memory.
*/
IEM_MC_BEGIN(4, 2);
IEM_MC_LOCAL(RTUINT128U, uSrc2);
IEM_MC_LOCAL(RTGCPTR, GCPtrEffSrc);
IEM_MC_ARG(PRTUINT128U, puDst, 0);
IEM_MC_ARG(PCRTUINT128U, puSrc1, 1);
IEM_MC_ARG_LOCAL_REF(PCRTUINT128U, puSrc2, uSrc2, 2);
IEM_MC_CALC_RM_EFF_ADDR(GCPtrEffSrc, bRm, 0);
uint8_t bImm; IEM_OPCODE_GET_NEXT_U8(&bImm);
IEM_MC_ARG_CONST(uint8_t, bImmArg, /*=*/ bImm, 3);
IEMOP_HLP_DONE_VEX_DECODING_L0_EX(fPclMul);
IEM_MC_MAYBE_RAISE_AVX_RELATED_XCPT();
IEM_MC_PREPARE_AVX_USAGE();
IEM_MC_FETCH_MEM_U128_NO_AC(uSrc2, pVCpu->iem.s.iEffSeg, GCPtrEffSrc);
IEM_MC_REF_XREG_U128(puDst, IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_REF_XREG_U128_CONST(puSrc1, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_CALL_VOID_AIMPL_4(IEM_SELECT_HOST_OR_FALLBACK(fPclMul, iemAImpl_vpclmulqdq_u128, iemAImpl_vpclmulqdq_u128_fallback),
puDst, puSrc1, puSrc2, bImmArg);
IEM_MC_CLEAR_YREG_128_UP( IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
}
/* Opcode VEX.66.0F3A 0x45 - invalid */
/** Opcode VEX.66.0F3A 0x46 (vex only) */
FNIEMOP_STUB(iemOp_vperm2i128_Vqq_Hqq_Wqq_Ib);
/* Opcode VEX.66.0F3A 0x47 - invalid */
/** Opcode VEX.66.0F3A 0x48 (AMD tables only). */
FNIEMOP_STUB(iemOp_vperlmilzz2ps_Vx_Hx_Wp_Lx);
/** Opcode VEX.66.0F3A 0x49 (AMD tables only). */
FNIEMOP_STUB(iemOp_vperlmilzz2pd_Vx_Hx_Wp_Lx);
/**
* Common worker for AVX2 instructions on the forms:
* - vpxxx xmm0, xmm1, xmm2/mem128, xmm4
* - vpxxx ymm0, ymm1, ymm2/mem256, ymm4
*
* Exceptions type 4. AVX cpuid check for 128-bit operation, AVX2 for 256-bit.
*/
FNIEMOP_DEF_1(iemOpCommonAvxAvx2_Vx_Hx_Wx_Lx, PCIEMOPBLENDOP, pImpl)
{
uint8_t bRm; IEM_OPCODE_GET_NEXT_U8(&bRm);
if (IEM_IS_MODRM_REG_MODE(bRm))
{
/*
* Register, register.
*/
if (pVCpu->iem.s.uVexLength)
{
uint8_t bOp4; IEM_OPCODE_GET_NEXT_U8(&bOp4);
IEMOP_HLP_DONE_VEX_DECODING_EX(fAvx2);
IEM_MC_BEGIN(4, 4);
IEM_MC_LOCAL(RTUINT256U, uDst);
IEM_MC_LOCAL(RTUINT256U, uSrc1);
IEM_MC_LOCAL(RTUINT256U, uSrc2);
IEM_MC_LOCAL(RTUINT256U, uSrc3);
IEM_MC_ARG_LOCAL_REF(PRTUINT256U, puDst, uDst, 0);
IEM_MC_ARG_LOCAL_REF(PCRTUINT256U, puSrc1, uSrc1, 1);
IEM_MC_ARG_LOCAL_REF(PCRTUINT256U, puSrc2, uSrc2, 2);
IEM_MC_ARG_LOCAL_REF(PCRTUINT256U, puSrc3, uSrc3, 3);
IEM_MC_MAYBE_RAISE_AVX2_RELATED_XCPT();
IEM_MC_PREPARE_AVX_USAGE();
IEM_MC_FETCH_YREG_U256(uSrc1, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_FETCH_YREG_U256(uSrc2, IEM_GET_MODRM_RM(pVCpu, bRm));
IEM_MC_FETCH_YREG_U256(uSrc3, bOp4 >> 4); /** @todo Ignore MSB in 32-bit mode. */
IEM_MC_CALL_VOID_AIMPL_4(pImpl->pfnU256, puDst, puSrc1, puSrc2, puSrc3);
IEM_MC_STORE_YREG_U256_ZX_VLMAX(IEM_GET_MODRM_REG(pVCpu, bRm), uDst);
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
else
{
uint8_t bOp4; IEM_OPCODE_GET_NEXT_U8(&bOp4);
IEMOP_HLP_DONE_VEX_DECODING_EX(fAvx);
IEM_MC_BEGIN(4, 0);
IEM_MC_ARG(PRTUINT128U, puDst, 0);
IEM_MC_ARG(PCRTUINT128U, puSrc1, 1);
IEM_MC_ARG(PCRTUINT128U, puSrc2, 2);
IEM_MC_ARG(PCRTUINT128U, puSrc3, 3);
IEM_MC_MAYBE_RAISE_AVX2_RELATED_XCPT();
IEM_MC_PREPARE_AVX_USAGE();
IEM_MC_REF_XREG_U128(puDst, IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_REF_XREG_U128_CONST(puSrc1, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_REF_XREG_U128_CONST(puSrc2, IEM_GET_MODRM_RM(pVCpu, bRm));
IEM_MC_REF_XREG_U128_CONST(puSrc3, bOp4 >> 4); /** @todo Ignore MSB in 32-bit mode. */
IEM_MC_CALL_VOID_AIMPL_4(pImpl->pfnU128, puDst, puSrc1, puSrc2, puSrc3);
IEM_MC_CLEAR_YREG_128_UP( IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
}
else
{
/*
* Register, memory.
*/
if (pVCpu->iem.s.uVexLength)
{
IEM_MC_BEGIN(4, 5);
IEM_MC_LOCAL(RTUINT256U, uDst);
IEM_MC_LOCAL(RTUINT256U, uSrc1);
IEM_MC_LOCAL(RTUINT256U, uSrc2);
IEM_MC_LOCAL(RTUINT256U, uSrc3);
IEM_MC_LOCAL(RTGCPTR, GCPtrEffSrc);
IEM_MC_ARG_LOCAL_REF(PRTUINT256U, puDst, uDst, 0);
IEM_MC_ARG_LOCAL_REF(PCRTUINT256U, puSrc1, uSrc1, 1);
IEM_MC_ARG_LOCAL_REF(PCRTUINT256U, puSrc2, uSrc2, 2);
IEM_MC_ARG_LOCAL_REF(PCRTUINT256U, puSrc3, uSrc3, 3);
IEM_MC_CALC_RM_EFF_ADDR(GCPtrEffSrc, bRm, 0);
uint8_t bOp4; IEM_OPCODE_GET_NEXT_U8(&bOp4);
IEMOP_HLP_DONE_VEX_DECODING_EX(fAvx2);
IEM_MC_MAYBE_RAISE_AVX2_RELATED_XCPT();
IEM_MC_PREPARE_AVX_USAGE();
IEM_MC_FETCH_MEM_U256_NO_AC(uSrc2, pVCpu->iem.s.iEffSeg, GCPtrEffSrc);
IEM_MC_FETCH_YREG_U256(uSrc1, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_FETCH_YREG_U256(uSrc3, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_FETCH_YREG_U256(uSrc3, bOp4 >> 4); /** @todo Ignore MSB in 32-bit mode. */
IEM_MC_CALL_VOID_AIMPL_4(pImpl->pfnU256, puDst, puSrc1, puSrc2, puSrc3);
IEM_MC_STORE_YREG_U256_ZX_VLMAX( IEM_GET_MODRM_REG(pVCpu, bRm), uDst);
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
else
{
IEM_MC_BEGIN(4, 2);
IEM_MC_LOCAL(RTUINT128U, uSrc2);
IEM_MC_LOCAL(RTGCPTR, GCPtrEffSrc);
IEM_MC_ARG(PRTUINT128U, puDst, 0);
IEM_MC_ARG(PCRTUINT128U, puSrc1, 1);
IEM_MC_ARG_LOCAL_REF(PCRTUINT128U, puSrc2, uSrc2, 2);
IEM_MC_ARG(PCRTUINT128U, puSrc3, 3);
IEM_MC_CALC_RM_EFF_ADDR(GCPtrEffSrc, bRm, 0);
uint8_t bOp4; IEM_OPCODE_GET_NEXT_U8(&bOp4);
IEMOP_HLP_DONE_VEX_DECODING_EX(fAvx);
IEM_MC_MAYBE_RAISE_AVX2_RELATED_XCPT();
IEM_MC_PREPARE_AVX_USAGE();
IEM_MC_FETCH_MEM_U128_NO_AC(uSrc2, pVCpu->iem.s.iEffSeg, GCPtrEffSrc);
IEM_MC_REF_XREG_U128(puDst, IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_REF_XREG_U128_CONST(puSrc1, IEM_GET_EFFECTIVE_VVVV(pVCpu));
IEM_MC_REF_XREG_U128_CONST(puSrc3, bOp4 >> 4); /** @todo Ignore MSB in 32-bit mode. */
IEM_MC_CALL_VOID_AIMPL_4(pImpl->pfnU128, puDst, puSrc1, puSrc2, puSrc3);
IEM_MC_CLEAR_YREG_128_UP( IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
}
}
/** Opcode VEX.66.0F3A 0x4a (vex only). */
FNIEMOP_DEF(iemOp_vblendvps_Vx_Hx_Wx_Lx)
{
//IEMOP_MNEMONIC4(VEX_RVM, VBLENDVPS, vpblendvps, Vx, Hx, Wx, Lx, DISOPTYPE_HARMLESS, 0); @todo
IEMOPBLENDOP_INIT_VARS(vblendvps);
return FNIEMOP_CALL_1(iemOpCommonAvxAvx2_Vx_Hx_Wx_Lx, IEM_SELECT_HOST_OR_FALLBACK(fAvx2, &s_Host, &s_Fallback));
}
/** Opcode VEX.66.0F3A 0x4b (vex only). */
FNIEMOP_DEF(iemOp_vblendvpd_Vx_Hx_Wx_Lx)
{
//IEMOP_MNEMONIC4(VEX_RVM, VPBLENDVPD, blendvpd, Vx, Hx, Wx, Lx, DISOPTYPE_HARMLESS, 0); @todo
IEMOPBLENDOP_INIT_VARS(vblendvpd);
return FNIEMOP_CALL_1(iemOpCommonAvxAvx2_Vx_Hx_Wx_Lx, IEM_SELECT_HOST_OR_FALLBACK(fAvx2, &s_Host, &s_Fallback));
}
/** Opcode VEX.66.0F3A 0x4c (vex only). */
FNIEMOP_DEF(iemOp_vpblendvb_Vx_Hx_Wx_Lx)
{
//IEMOP_MNEMONIC4(VEX_RVM, VPBLENDVB, vpblendvb, Vx, Hx, Wx, Lx, DISOPTYPE_HARMLESS, 0); @todo
IEMOPBLENDOP_INIT_VARS(vpblendvb);
return FNIEMOP_CALL_1(iemOpCommonAvxAvx2_Vx_Hx_Wx_Lx, IEM_SELECT_HOST_OR_FALLBACK(fAvx2, &s_Host, &s_Fallback));
}
/* Opcode VEX.66.0F3A 0x4d - invalid */
/* Opcode VEX.66.0F3A 0x4e - invalid */
/* Opcode VEX.66.0F3A 0x4f - invalid */
/* Opcode VEX.66.0F3A 0x50 - invalid */
/* Opcode VEX.66.0F3A 0x51 - invalid */
/* Opcode VEX.66.0F3A 0x52 - invalid */
/* Opcode VEX.66.0F3A 0x53 - invalid */
/* Opcode VEX.66.0F3A 0x54 - invalid */
/* Opcode VEX.66.0F3A 0x55 - invalid */
/* Opcode VEX.66.0F3A 0x56 - invalid */
/* Opcode VEX.66.0F3A 0x57 - invalid */
/* Opcode VEX.66.0F3A 0x58 - invalid */
/* Opcode VEX.66.0F3A 0x59 - invalid */
/* Opcode VEX.66.0F3A 0x5a - invalid */
/* Opcode VEX.66.0F3A 0x5b - invalid */
/** Opcode VEX.66.0F3A 0x5c (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmaddsubps_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x5d (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmaddsubpd_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x5e (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmsubaddps_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x5f (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmsubaddpd_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x60. */
FNIEMOP_STUB(iemOp_vpcmpestrm_Vdq_Wdq_Ib);
/** Opcode VEX.66.0F3A 0x61, */
FNIEMOP_STUB(iemOp_vpcmpestri_Vdq_Wdq_Ib);
/** Opcode VEX.66.0F3A 0x62. */
FNIEMOP_STUB(iemOp_vpcmpistrm_Vdq_Wdq_Ib);
/** Opcode VEX.66.0F3A 0x63*/
FNIEMOP_STUB(iemOp_vpcmpistri_Vdq_Wdq_Ib);
/* Opcode VEX.66.0F3A 0x64 - invalid */
/* Opcode VEX.66.0F3A 0x65 - invalid */
/* Opcode VEX.66.0F3A 0x66 - invalid */
/* Opcode VEX.66.0F3A 0x67 - invalid */
/** Opcode VEX.66.0F3A 0x68 (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmaddps_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x69 (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmaddpd_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x6a (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmaddss_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x6b (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmaddsd_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x6c (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmsubps_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x6d (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmsubpd_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x6e (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmsubss_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x6f (AMD tables only). */
FNIEMOP_STUB(iemOp_vfmsubsd_Vx_Lx_Wx_Hx);
/* Opcode VEX.66.0F3A 0x70 - invalid */
/* Opcode VEX.66.0F3A 0x71 - invalid */
/* Opcode VEX.66.0F3A 0x72 - invalid */
/* Opcode VEX.66.0F3A 0x73 - invalid */
/* Opcode VEX.66.0F3A 0x74 - invalid */
/* Opcode VEX.66.0F3A 0x75 - invalid */
/* Opcode VEX.66.0F3A 0x76 - invalid */
/* Opcode VEX.66.0F3A 0x77 - invalid */
/** Opcode VEX.66.0F3A 0x78 (AMD tables only). */
FNIEMOP_STUB(iemOp_vfnmaddps_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x79 (AMD tables only). */
FNIEMOP_STUB(iemOp_vfnmaddpd_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x7a (AMD tables only). */
FNIEMOP_STUB(iemOp_vfnmaddss_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x7b (AMD tables only). */
FNIEMOP_STUB(iemOp_vfnmaddsd_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x7c (AMD tables only). */
FNIEMOP_STUB(iemOp_vfnmsubps_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x7d (AMD tables only). */
FNIEMOP_STUB(iemOp_vfnmsubpd_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x7e (AMD tables only). */
FNIEMOP_STUB(iemOp_vfnmsubss_Vx_Lx_Wx_Hx);
/** Opcode VEX.66.0F3A 0x7f (AMD tables only). */
FNIEMOP_STUB(iemOp_vfnmsubsd_Vx_Lx_Wx_Hx);
/* Opcodes 0x0f 0x80 thru 0x0f 0xb0 are unused. */
/* Opcode 0x0f 0xc0 - invalid */
/* Opcode 0x0f 0xc1 - invalid */
/* Opcode 0x0f 0xc2 - invalid */
/* Opcode 0x0f 0xc3 - invalid */
/* Opcode 0x0f 0xc4 - invalid */
/* Opcode 0x0f 0xc5 - invalid */
/* Opcode 0x0f 0xc6 - invalid */
/* Opcode 0x0f 0xc7 - invalid */
/* Opcode 0x0f 0xc8 - invalid */
/* Opcode 0x0f 0xc9 - invalid */
/* Opcode 0x0f 0xca - invalid */
/* Opcode 0x0f 0xcb - invalid */
/* Opcode 0x0f 0xcc */
FNIEMOP_STUB(iemOp_vsha1rnds4_Vdq_Wdq_Ib);
/* Opcode 0x0f 0xcd - invalid */
/* Opcode 0x0f 0xce - invalid */
/* Opcode 0x0f 0xcf - invalid */
/* Opcode VEX.66.0F3A 0xd0 - invalid */
/* Opcode VEX.66.0F3A 0xd1 - invalid */
/* Opcode VEX.66.0F3A 0xd2 - invalid */
/* Opcode VEX.66.0F3A 0xd3 - invalid */
/* Opcode VEX.66.0F3A 0xd4 - invalid */
/* Opcode VEX.66.0F3A 0xd5 - invalid */
/* Opcode VEX.66.0F3A 0xd6 - invalid */
/* Opcode VEX.66.0F3A 0xd7 - invalid */
/* Opcode VEX.66.0F3A 0xd8 - invalid */
/* Opcode VEX.66.0F3A 0xd9 - invalid */
/* Opcode VEX.66.0F3A 0xda - invalid */
/* Opcode VEX.66.0F3A 0xdb - invalid */
/* Opcode VEX.66.0F3A 0xdc - invalid */
/* Opcode VEX.66.0F3A 0xdd - invalid */
/* Opcode VEX.66.0F3A 0xde - invalid */
/* Opcode VEX.66.0F3A 0xdf - (aeskeygenassist). */
FNIEMOP_STUB(iemOp_vaeskeygen_Vdq_Wdq_Ib);
/** Opcode VEX.F2.0F3A (vex only) */
FNIEMOP_DEF(iemOp_rorx_Gy_Ey_Ib)
{
IEMOP_MNEMONIC3(VEX_RMI, RORX, rorx, Gy, Ey, Ib, DISOPTYPE_HARMLESS, IEMOPHINT_VEX_L_ZERO | IEMOPHINT_VEX_V_ZERO);
if (!IEM_GET_GUEST_CPU_FEATURES(pVCpu)->fBmi2)
return iemOp_InvalidNeedRMImm8(pVCpu);
uint8_t bRm; IEM_OPCODE_GET_NEXT_U8(&bRm);
if (IEM_IS_MODRM_REG_MODE(bRm))
{
/*
* Register, register.
*/
uint8_t bImm8; IEM_OPCODE_GET_NEXT_U8(&bImm8);
IEMOP_HLP_DONE_VEX_DECODING_L0_AND_NO_VVVV();
if (pVCpu->iem.s.fPrefixes & IEM_OP_PRF_SIZE_REX_W)
{
IEM_MC_BEGIN(3, 0);
IEM_MC_ARG(uint64_t *, pDst, 0);
IEM_MC_ARG(uint64_t, uSrc1, 1);
IEM_MC_ARG_CONST(uint64_t, uSrc2, bImm8, 2);
IEM_MC_REF_GREG_U64(pDst, IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_FETCH_GREG_U64(uSrc1, IEM_GET_MODRM_RM(pVCpu, bRm));
IEM_MC_CALL_VOID_AIMPL_3(iemAImpl_rorx_u64, pDst, uSrc1, uSrc2);
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
else
{
IEM_MC_BEGIN(3, 0);
IEM_MC_ARG(uint32_t *, pDst, 0);
IEM_MC_ARG(uint32_t, uSrc1, 1);
IEM_MC_ARG_CONST(uint32_t, uSrc2, bImm8, 2);
IEM_MC_REF_GREG_U32(pDst, IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_FETCH_GREG_U32(uSrc1, IEM_GET_MODRM_RM(pVCpu, bRm));
IEM_MC_CALL_VOID_AIMPL_3(iemAImpl_rorx_u32, pDst, uSrc1, uSrc2);
IEM_MC_CLEAR_HIGH_GREG_U64_BY_REF(pDst);
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
}
else
{
/*
* Register, memory.
*/
if (pVCpu->iem.s.fPrefixes & IEM_OP_PRF_SIZE_REX_W)
{
IEM_MC_BEGIN(3, 1);
IEM_MC_ARG(uint64_t *, pDst, 0);
IEM_MC_ARG(uint64_t, uSrc1, 1);
IEM_MC_LOCAL(RTGCPTR, GCPtrEffSrc);
IEM_MC_CALC_RM_EFF_ADDR(GCPtrEffSrc, bRm, 1);
uint8_t bImm8; IEM_OPCODE_GET_NEXT_U8(&bImm8);
IEM_MC_ARG_CONST(uint64_t, uSrc2, bImm8, 2);
IEMOP_HLP_DONE_VEX_DECODING_L0_AND_NO_VVVV();
IEM_MC_FETCH_MEM_U64(uSrc1, pVCpu->iem.s.iEffSeg, GCPtrEffSrc);
IEM_MC_REF_GREG_U64(pDst, IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_CALL_VOID_AIMPL_3(iemAImpl_rorx_u64, pDst, uSrc1, uSrc2);
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
else
{
IEM_MC_BEGIN(3, 1);
IEM_MC_ARG(uint32_t *, pDst, 0);
IEM_MC_ARG(uint32_t, uSrc1, 1);
IEM_MC_LOCAL(RTGCPTR, GCPtrEffSrc);
IEM_MC_CALC_RM_EFF_ADDR(GCPtrEffSrc, bRm, 1);
uint8_t bImm8; IEM_OPCODE_GET_NEXT_U8(&bImm8);
IEM_MC_ARG_CONST(uint32_t, uSrc2, bImm8, 2);
IEMOP_HLP_DONE_VEX_DECODING_L0_AND_NO_VVVV();
IEM_MC_FETCH_MEM_U32(uSrc1, pVCpu->iem.s.iEffSeg, GCPtrEffSrc);
IEM_MC_REF_GREG_U32(pDst, IEM_GET_MODRM_REG(pVCpu, bRm));
IEM_MC_CALL_VOID_AIMPL_3(iemAImpl_rorx_u32, pDst, uSrc1, uSrc2);
IEM_MC_CLEAR_HIGH_GREG_U64_BY_REF(pDst);
IEM_MC_ADVANCE_RIP_AND_FINISH();
IEM_MC_END();
}
}
}
/**
* VEX opcode map \#3.
*
* @sa g_apfnThreeByte0f3a
*/
IEM_STATIC const PFNIEMOP g_apfnVexMap3[] =
{
/* no prefix, 066h prefix f3h prefix, f2h prefix */
/* 0x00 */ iemOp_InvalidNeedRMImm8, iemOp_vpermq_Vqq_Wqq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x01 */ iemOp_InvalidNeedRMImm8, iemOp_vpermqd_Vqq_Wqq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x02 */ iemOp_InvalidNeedRMImm8, iemOp_vpblendd_Vx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x03 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x04 */ iemOp_InvalidNeedRMImm8, iemOp_vpermilps_Vx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x05 */ iemOp_InvalidNeedRMImm8, iemOp_vpermilpd_Vx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x06 */ iemOp_InvalidNeedRMImm8, iemOp_vperm2f128_Vqq_Hqq_Wqq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x07 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x08 */ iemOp_InvalidNeedRMImm8, iemOp_vroundps_Vx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x09 */ iemOp_InvalidNeedRMImm8, iemOp_vroundpd_Vx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x0a */ iemOp_InvalidNeedRMImm8, iemOp_vroundss_Vss_Wss_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x0b */ iemOp_InvalidNeedRMImm8, iemOp_vroundsd_Vsd_Wsd_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x0c */ iemOp_InvalidNeedRMImm8, iemOp_vblendps_Vx_Hx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x0d */ iemOp_InvalidNeedRMImm8, iemOp_vblendpd_Vx_Hx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x0e */ iemOp_InvalidNeedRMImm8, iemOp_vpblendw_Vx_Hx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x0f */ iemOp_InvalidNeedRMImm8, iemOp_vpalignr_Vx_Hx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x10 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x11 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x12 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x13 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x14 */ iemOp_InvalidNeedRMImm8, iemOp_vpextrb_RdMb_Vdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x15 */ iemOp_InvalidNeedRMImm8, iemOp_vpextrw_RdMw_Vdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x16 */ iemOp_InvalidNeedRMImm8, iemOp_vpextrd_q_RdMw_Vdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x17 */ iemOp_InvalidNeedRMImm8, iemOp_vextractps_Ed_Vdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x18 */ iemOp_InvalidNeedRMImm8, iemOp_vinsertf128_Vqq_Hqq_Wqq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x19 */ iemOp_InvalidNeedRMImm8, iemOp_vextractf128_Wdq_Vqq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x1a */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x1b */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x1c */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x1d */ iemOp_InvalidNeedRMImm8, iemOp_vcvtps2ph_Wx_Vx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x1e */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x1f */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x20 */ iemOp_InvalidNeedRMImm8, iemOp_vpinsrb_Vdq_Hdq_RyMb_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x21 */ iemOp_InvalidNeedRMImm8, iemOp_vinsertps_Vdq_Hdq_UdqMd_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x22 */ iemOp_InvalidNeedRMImm8, iemOp_vpinsrd_q_Vdq_Hdq_Ey_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x23 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x24 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x25 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x26 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x27 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x28 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x29 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x2a */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x2b */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x2c */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x2d */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x2e */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x2f */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x30 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x31 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x32 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x33 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x34 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x35 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x36 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x37 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x38 */ iemOp_InvalidNeedRMImm8, iemOp_vinserti128_Vqq_Hqq_Wqq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x39 */ iemOp_InvalidNeedRMImm8, iemOp_vextracti128_Wdq_Vqq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x3a */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x3b */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x3c */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x3d */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x3e */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x3f */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x40 */ iemOp_InvalidNeedRMImm8, iemOp_vdpps_Vx_Hx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x41 */ iemOp_InvalidNeedRMImm8, iemOp_vdppd_Vdq_Hdq_Wdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x42 */ iemOp_InvalidNeedRMImm8, iemOp_vmpsadbw_Vx_Hx_Wx_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x43 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x44 */ iemOp_InvalidNeedRMImm8, iemOp_vpclmulqdq_Vdq_Hdq_Wdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x45 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x46 */ iemOp_InvalidNeedRMImm8, iemOp_vperm2i128_Vqq_Hqq_Wqq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x47 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x48 */ iemOp_InvalidNeedRMImm8, iemOp_vperlmilzz2ps_Vx_Hx_Wp_Lx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x49 */ iemOp_InvalidNeedRMImm8, iemOp_vperlmilzz2pd_Vx_Hx_Wp_Lx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x4a */ iemOp_InvalidNeedRMImm8, iemOp_vblendvps_Vx_Hx_Wx_Lx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x4b */ iemOp_InvalidNeedRMImm8, iemOp_vblendvpd_Vx_Hx_Wx_Lx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x4c */ iemOp_InvalidNeedRMImm8, iemOp_vpblendvb_Vx_Hx_Wx_Lx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x4d */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x4e */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x4f */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x50 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x51 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x52 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x53 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x54 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x55 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x56 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x57 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x58 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x59 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x5a */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x5b */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x5c */ iemOp_InvalidNeedRMImm8, iemOp_vfmaddsubps_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x5d */ iemOp_InvalidNeedRMImm8, iemOp_vfmaddsubpd_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x5e */ iemOp_InvalidNeedRMImm8, iemOp_vfmsubaddps_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x5f */ iemOp_InvalidNeedRMImm8, iemOp_vfmsubaddpd_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x60 */ iemOp_InvalidNeedRMImm8, iemOp_vpcmpestrm_Vdq_Wdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x61 */ iemOp_InvalidNeedRMImm8, iemOp_vpcmpestri_Vdq_Wdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x62 */ iemOp_InvalidNeedRMImm8, iemOp_vpcmpistrm_Vdq_Wdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x63 */ iemOp_InvalidNeedRMImm8, iemOp_vpcmpistri_Vdq_Wdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x64 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x65 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x66 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x67 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x68 */ iemOp_InvalidNeedRMImm8, iemOp_vfmaddps_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x69 */ iemOp_InvalidNeedRMImm8, iemOp_vfmaddpd_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x6a */ iemOp_InvalidNeedRMImm8, iemOp_vfmaddss_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x6b */ iemOp_InvalidNeedRMImm8, iemOp_vfmaddsd_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x6c */ iemOp_InvalidNeedRMImm8, iemOp_vfmsubps_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x6d */ iemOp_InvalidNeedRMImm8, iemOp_vfmsubpd_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x6e */ iemOp_InvalidNeedRMImm8, iemOp_vfmsubss_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x6f */ iemOp_InvalidNeedRMImm8, iemOp_vfmsubsd_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x70 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x71 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x72 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x73 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x74 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x75 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x76 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x77 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x78 */ iemOp_InvalidNeedRMImm8, iemOp_vfnmaddps_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x79 */ iemOp_InvalidNeedRMImm8, iemOp_vfnmaddpd_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x7a */ iemOp_InvalidNeedRMImm8, iemOp_vfnmaddss_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x7b */ iemOp_InvalidNeedRMImm8, iemOp_vfnmaddsd_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x7c */ iemOp_InvalidNeedRMImm8, iemOp_vfnmsubps_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x7d */ iemOp_InvalidNeedRMImm8, iemOp_vfnmsubpd_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x7e */ iemOp_InvalidNeedRMImm8, iemOp_vfnmsubss_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x7f */ iemOp_InvalidNeedRMImm8, iemOp_vfnmsubsd_Vx_Lx_Wx_Hx, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0x80 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x81 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x82 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x83 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x84 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x85 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x86 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x87 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x88 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x89 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x8a */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x8b */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x8c */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x8d */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x8e */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x8f */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x90 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x91 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x92 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x93 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x94 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x95 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x96 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x97 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x98 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x99 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x9a */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x9b */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x9c */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x9d */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x9e */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0x9f */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xa0 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xa1 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xa2 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xa3 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xa4 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xa5 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xa6 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xa7 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xa8 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xa9 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xaa */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xab */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xac */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xad */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xae */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xaf */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xb0 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xb1 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xb2 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xb3 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xb4 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xb5 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xb6 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xb7 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xb8 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xb9 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xba */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xbb */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xbc */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xbd */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xbe */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xbf */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xc0 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xc1 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xc2 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xc3 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xc4 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xc5 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xc6 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xc7 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xc8 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xc9 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xca */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xcb */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xcc */ iemOp_vsha1rnds4_Vdq_Wdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0xcd */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xce */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xcf */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xd0 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xd1 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xd2 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xd3 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xd4 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xd5 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xd6 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xd7 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xd8 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xd9 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xda */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xdb */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xdc */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xdd */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xde */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xdf */ iemOp_vaeskeygen_Vdq_Wdq_Ib, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8,
/* 0xe0 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xe1 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xe2 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xe3 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xe4 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xe5 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xe6 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xe7 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xe8 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xe9 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xea */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xeb */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xec */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xed */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xee */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xef */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xf0 */ iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8, iemOp_InvalidNeedRMImm8, iemOp_rorx_Gy_Ey_Ib,
/* 0xf1 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xf2 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xf3 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xf4 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xf5 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xf6 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xf7 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xf8 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xf9 */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xfa */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xfb */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xfc */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xfd */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xfe */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
/* 0xff */ IEMOP_X4(iemOp_InvalidNeedRMImm8),
};
AssertCompile(RT_ELEMENTS(g_apfnVexMap3) == 1024);
/** @} */
|
