summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/vf610m4-colibri.dts
blob: 2c2db47af441655949646bde752c596ee3c2710f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
// SPDX-License-Identifier: GPL-2.0+ OR MIT
/*
 * Device tree for Colibri VF61 Cortex-M4 support
 *
 * Copyright (C) 2015 Stefan Agner
 */

/dts-v1/;
#include "vf610m4.dtsi"

/ {
	model = "VF610 Cortex-M4";
	compatible = "fsl,vf610m4";

	chosen {
		bootargs = "clk_ignore_unused init=/linuxrc rw";
		stdout-path = "serial2:115200";
	};

	memory@8c000000 {
		device_type = "memory";
		reg = <0x8c000000 0x3000000>;
	};
};

&gpio0 {
	status = "disabled";
};

&gpio1 {
	status = "disabled";
};

&gpio2 {
	status = "disabled";
};

&gpio3 {
	status = "disabled";
};

&gpio4 {
	status = "disabled";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&iomuxc {
	vf610-colibri {
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				VF610_PAD_PTD0__UART2_TX		0x21a2
				VF610_PAD_PTD1__UART2_RX		0x21a1
				VF610_PAD_PTD2__UART2_RTS		0x21a2
				VF610_PAD_PTD3__UART2_CTS		0x21a1
			>;
		};
	};
};