summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/nvmem/socionext,uniphier-efuse.yaml
blob: 2578e39deda9039e2c7c1523910385958559d630 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/nvmem/socionext,uniphier-efuse.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Socionext UniPhier eFuse bindings

maintainers:
  - Keiji Hayashibara <hayashibara.keiji@socionext.com>
  - Kunihiko Hayashi <hayashi.kunihiko@socionext.com>

allOf:
  - $ref: "nvmem.yaml#"

properties:
  "#address-cells": true
  "#size-cells": true

  compatible:
    const: socionext,uniphier-efuse

  reg:
    maxItems: 1

required:
  - compatible
  - reg

unevaluatedProperties: false

examples:
  - |
    // The UniPhier eFuse should be a subnode of a "soc-glue" node.

    soc-glue@5f900000 {
        compatible = "simple-mfd";
        #address-cells = <1>;
        #size-cells = <1>;
        ranges = <0x0 0x5f900000 0x2000>;

        efuse@100 {
            compatible = "socionext,uniphier-efuse";
            reg = <0x100 0x28>;
        };

        efuse@200 {
            compatible = "socionext,uniphier-efuse";
            reg = <0x200 0x68>;
            #address-cells = <1>;
            #size-cells = <1>;

            /* Data cells */
            usb_rterm0: trim@54,4 {
                reg = <0x54 1>;
                bits = <4 2>;
            };
            usb_rterm1: trim@55,4 {
                reg = <0x55 1>;
                bits = <4 2>;
            };
            usb_rterm2: trim@58,4 {
                reg = <0x58 1>;
                bits = <4 2>;
            };
            usb_rterm3: trim@59,4 {
                reg = <0x59 1>;
                bits = <4 2>;
            };
            usb_sel_t0: trim@54,0 {
                reg = <0x54 1>;
                bits = <0 4>;
            };
            usb_sel_t1: trim@55,0 {
                reg = <0x55 1>;
                bits = <0 4>;
            };
            usb_sel_t2: trim@58,0 {
                reg = <0x58 1>;
                bits = <0 4>;
            };
            usb_sel_t3: trim@59,0 {
                reg = <0x59 1>;
                bits = <0 4>;
            };
            usb_hs_i0: trim@56,0 {
                reg = <0x56 1>;
                bits = <0 4>;
            };
            usb_hs_i2: trim@5a,0 {
                reg = <0x5a 1>;
                bits = <0 4>;
            };
        };
    };