drivers/gpu/drm/nouveau/include/nvif/cl006b.h


1
2
3
4
5
6
7
8
9
10
11
12

/* SPDX-License-Identifier: MIT */
#ifndef __NVIF_CL006B_H__
#define __NVIF_CL006B_H__

struct nv03_channel_dma_v0 {
	__u8  version;
	__u8  chid;
	__u8  pad02[2];
	__u32 offset;
	__u64 pushbuf;
};
#endif