1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
[
{
"ArchStdEvent": "SIMD_INST_RETIRED"
},
{
"ArchStdEvent": "SVE_INST_RETIRED"
},
{
"ArchStdEvent": "UOP_SPEC"
},
{
"ArchStdEvent": "SVE_MATH_SPEC"
},
{
"ArchStdEvent": "FP_SPEC"
},
{
"ArchStdEvent": "FP_FMA_SPEC"
},
{
"ArchStdEvent": "FP_RECPE_SPEC"
},
{
"ArchStdEvent": "FP_CVT_SPEC"
},
{
"ArchStdEvent": "ASE_SVE_INT_SPEC"
},
{
"ArchStdEvent": "SVE_PRED_SPEC"
},
{
"ArchStdEvent": "SVE_MOVPRFX_SPEC"
},
{
"ArchStdEvent": "SVE_MOVPRFX_U_SPEC"
},
{
"ArchStdEvent": "ASE_SVE_LD_SPEC"
},
{
"ArchStdEvent": "ASE_SVE_ST_SPEC"
},
{
"ArchStdEvent": "PRF_SPEC"
},
{
"ArchStdEvent": "BASE_LD_REG_SPEC"
},
{
"ArchStdEvent": "BASE_ST_REG_SPEC"
},
{
"ArchStdEvent": "SVE_LDR_REG_SPEC"
},
{
"ArchStdEvent": "SVE_STR_REG_SPEC"
},
{
"ArchStdEvent": "SVE_LDR_PREG_SPEC"
},
{
"ArchStdEvent": "SVE_STR_PREG_SPEC"
},
{
"ArchStdEvent": "SVE_PRF_CONTIG_SPEC"
},
{
"ArchStdEvent": "ASE_SVE_LD_MULTI_SPEC"
},
{
"ArchStdEvent": "ASE_SVE_ST_MULTI_SPEC"
},
{
"ArchStdEvent": "SVE_LD_GATHER_SPEC"
},
{
"ArchStdEvent": "SVE_ST_SCATTER_SPEC"
},
{
"ArchStdEvent": "SVE_PRF_GATHER_SPEC"
},
{
"ArchStdEvent": "SVE_LDFF_SPEC"
},
{
"ArchStdEvent": "FP_SCALE_OPS_SPEC"
},
{
"ArchStdEvent": "FP_FIXED_OPS_SPEC"
},
{
"ArchStdEvent": "FP_HP_SCALE_OPS_SPEC"
},
{
"ArchStdEvent": "FP_HP_FIXED_OPS_SPEC"
},
{
"ArchStdEvent": "FP_SP_SCALE_OPS_SPEC"
},
{
"ArchStdEvent": "FP_SP_FIXED_OPS_SPEC"
},
{
"ArchStdEvent": "FP_DP_SCALE_OPS_SPEC"
},
{
"ArchStdEvent": "FP_DP_FIXED_OPS_SPEC"
}
]
|
