1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; Copyright(c) 2011-2016 Intel Corporation All rights reserved.
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions
; are met:
; * Redistributions of source code must retain the above copyright
; notice, this list of conditions and the following disclaimer.
; * Redistributions in binary form must reproduce the above copyright
; notice, this list of conditions and the following disclaimer in
; the documentation and/or other materials provided with the
; distribution.
; * Neither the name of Intel Corporation nor the names of its
; contributors may be used to endorse or promote products derived
; from this software without specific prior written permission.
;
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;; code to compute 16 SHA1 using AVX2
;;
%include "reg_sizes.asm"
default rel
;; Magic functions defined in FIPS 180-1
;;
;MAGIC_F0 MACRO regF:REQ,regB:REQ,regC:REQ,regD:REQ,regT:REQ ;; ((D ^ (B & (C ^ D)))
%macro MAGIC_F0 5
%define %%regF %1
%define %%regB %2
%define %%regC %3
%define %%regD %4
%define %%regT %5
vpxor %%regF, %%regC,%%regD
vpand %%regF, %%regF,%%regB
vpxor %%regF, %%regF,%%regD
%endmacro
;MAGIC_F1 MACRO regF:REQ,regB:REQ,regC:REQ,regD:REQ,regT:REQ ;; (B ^ C ^ D)
%macro MAGIC_F1 5
%define %%regF %1
%define %%regB %2
%define %%regC %3
%define %%regD %4
%define %%regT %5
vpxor %%regF,%%regD,%%regC
vpxor %%regF,%%regF,%%regB
%endmacro
;MAGIC_F2 MACRO regF:REQ,regB:REQ,regC:REQ,regD:REQ,regT:REQ ;; ((B & C) | (B & D) | (C & D))
%macro MAGIC_F2 5
%define %%regF %1
%define %%regB %2
%define %%regC %3
%define %%regD %4
%define %%regT %5
vpor %%regF,%%regB,%%regC
vpand %%regT,%%regB,%%regC
vpand %%regF,%%regF,%%regD
vpor %%regF,%%regF,%%regT
%endmacro
;MAGIC_F3 MACRO regF:REQ,regB:REQ,regC:REQ,regD:REQ,regT:REQ
%macro MAGIC_F3 5
%define %%regF %1
%define %%regB %2
%define %%regC %3
%define %%regD %4
%define %%regT %5
MAGIC_F1 %%regF,%%regB,%%regC,%%regD,%%regT
%endmacro
; PROLD reg, imm, tmp
%macro PROLD 3
%define %%reg %1
%define %%imm %2
%define %%tmp %3
vpsrld %%tmp, %%reg, (32-%%imm)
vpslld %%reg, %%reg, %%imm
vpor %%reg, %%reg, %%tmp
%endmacro
; PROLD reg, imm, tmp
%macro PROLD_nd 4
%define %%reg %1
%define %%imm %2
%define %%tmp %3
%define %%src %4
vpsrld %%tmp, %%src, (32-%%imm)
vpslld %%reg, %%src, %%imm
vpor %%reg, %%reg, %%tmp
%endmacro
%macro SHA1_STEP_00_15 11
%define %%regA %1
%define %%regB %2
%define %%regC %3
%define %%regD %4
%define %%regE %5
%define %%regT %6
%define %%regF %7
%define %%memW %8
%define %%immCNT %9
%define %%MAGIC %10
%define %%data %11
vpaddd %%regE, %%regE,%%immCNT
vpaddd %%regE, %%regE,[%%data + (%%memW * 32)]
PROLD_nd %%regT,5, %%regF,%%regA
vpaddd %%regE, %%regE,%%regT
%%MAGIC %%regF,%%regB,%%regC,%%regD,%%regT ;; FUN = MAGIC_Fi(B,C,D)
PROLD %%regB,30, %%regT
vpaddd %%regE, %%regE,%%regF
%endmacro
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
%macro SHA1_STEP_16_79 11
%define %%regA %1
%define %%regB %2
%define %%regC %3
%define %%regD %4
%define %%regE %5
%define %%regT %6
%define %%regF %7
%define %%memW %8
%define %%immCNT %9
%define %%MAGIC %10
%define %%data %11
vpaddd %%regE, %%regE,%%immCNT
vmovdqa W14, [%%data + ((%%memW - 14) & 15) * 32]
vpxor W16, W16, W14
vpxor W16, W16, [%%data + ((%%memW - 8) & 15) * 32]
vpxor W16, W16, [%%data + ((%%memW - 3) & 15) * 32]
vpsrld %%regF, W16, (32-1)
vpslld W16, W16, 1
vpor %%regF, %%regF, W16
ROTATE_W
vmovdqa [%%data + ((%%memW - 0) & 15) * 32],%%regF
vpaddd %%regE, %%regE,%%regF
PROLD_nd %%regT,5, %%regF, %%regA
vpaddd %%regE, %%regE,%%regT
%%MAGIC %%regF,%%regB,%%regC,%%regD,%%regT ;; FUN = MAGIC_Fi(B,C,D)
PROLD %%regB,30, %%regT
vpaddd %%regE,%%regE,%%regF
%endmacro
;; Insert murmur's instructions into this macro.
;; Every section_loop of mh_sha1 calls SHA1_STEP_16_79 64 times and processes 512Byte.
;; So insert 1 murmur block into every 2 SHA1_STEP_16_79.
%define SHA1_STEP_16_79(J) SHA1_STEP_16_79_ %+ J
%macro SHA1_STEP_16_79_0 11
%define %%regA %1
%define %%regB %2
%define %%regC %3
%define %%regD %4
%define %%regE %5
%define %%regT %6
%define %%regF %7
%define %%memW %8
%define %%immCNT %9
%define %%MAGIC %10
%define %%data %11
vpaddd %%regE, %%regE,%%immCNT
vmovdqa W14, [%%data + ((%%memW - 14) & 15) * 32]
vpxor W16, W16, W14
vpxor W16, W16, [%%data + ((%%memW - 8) & 15) * 32]
vpxor W16, W16, [%%data + ((%%memW - 3) & 15) * 32]
mov mur_data1, [mur_in_p]
mov mur_data2, [mur_in_p + 8]
vpsrld %%regF, W16, (32-1)
imul mur_data1, mur_c1_r
vpslld W16, W16, 1
vpor %%regF, %%regF, W16
imul mur_data2, mur_c2_r
ROTATE_W
vmovdqa [%%data + ((%%memW - 0) & 15) * 32],%%regF
rol mur_data1, R1
vpaddd %%regE, %%regE,%%regF
rol mur_data2, R2
PROLD_nd %%regT,5, %%regF, %%regA
vpaddd %%regE, %%regE,%%regT
imul mur_data1, mur_c2_r
%%MAGIC %%regF,%%regB,%%regC,%%regD,%%regT ;; FUN = MAGIC_Fi(B,C,D)
PROLD %%regB,30, %%regT
imul mur_data2, mur_c1_r
vpaddd %%regE,%%regE,%%regF
%endmacro
%macro SHA1_STEP_16_79_1 11
%define %%regA %1
%define %%regB %2
%define %%regC %3
%define %%regD %4
%define %%regE %5
%define %%regT %6
%define %%regF %7
%define %%memW %8
%define %%immCNT %9
%define %%MAGIC %10
%define %%data %11
vpaddd %%regE, %%regE,%%immCNT
xor mur_hash1, mur_data1
vmovdqa W14, [%%data + ((%%memW - 14) & 15) * 32]
rol mur_hash1, R3
vpxor W16, W16, W14
add mur_hash1, mur_hash2
vpxor W16, W16, [%%data + ((%%memW - 8) & 15) * 32]
vpxor W16, W16, [%%data + ((%%memW - 3) & 15) * 32]
lea mur_hash1, [mur_hash1 + mur_hash1*4 + N1]
vpsrld %%regF, W16, (32-1)
vpslld W16, W16, 1
xor mur_hash2, mur_data2
vpor %%regF, %%regF, W16
rol mur_hash2, R4
ROTATE_W
vmovdqa [%%data + ((%%memW - 0) & 15) * 32],%%regF
vpaddd %%regE, %%regE,%%regF
add mur_hash2, mur_hash1
PROLD_nd %%regT,5, %%regF, %%regA
vpaddd %%regE, %%regE,%%regT
lea mur_hash2, [mur_hash2 + mur_hash2*4 + N2]
%%MAGIC %%regF,%%regB,%%regC,%%regD,%%regT ;; FUN = MAGIC_Fi(B,C,D)
PROLD %%regB,30, %%regT
add mur_in_p, 16
vpaddd %%regE,%%regE,%%regF
%endmacro
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
%ifidn __OUTPUT_FORMAT__, elf64
; Linux
%define arg0 rdi
%define arg1 rsi
%define arg2 rdx
%define arg3 rcx
%define arg4 r8d
%define arg5 r9
%define tmp1 r10
%define tmp2 r11
%define tmp3 r12 ; must be saved and restored
%define tmp4 r13 ; must be saved and restored
%define tmp5 r14 ; must be saved and restored
%define tmp6 r15 ; must be saved and restored
%define tmp7 rbx ; must be saved and restored
%define tmp8 rbp ; must be saved and restored
%define return rax
%define func(x) x:
%macro FUNC_SAVE 0
push r12
push r13
push r14
push r15
push rbx
push rbp
%endmacro
%macro FUNC_RESTORE 0
pop rbp
pop rbx
pop r15
pop r14
pop r13
pop r12
%endmacro
%else
; Windows
%define arg0 rcx
%define arg1 rdx
%define arg2 r8
%define arg3 r9
%define arg4 r10d
%define arg5 r11
%define tmp1 r12 ; must be saved and restored
%define tmp2 r13 ; must be saved and restored
%define tmp3 r14 ; must be saved and restored
%define tmp4 r15 ; must be saved and restored
%define tmp5 rdi ; must be saved and restored
%define tmp6 rsi ; must be saved and restored
%define tmp7 rbx ; must be saved and restored
%define tmp8 rbp ; must be saved and restored
%define return rax
%define stack_size 10*16 + 9*8 ; must be an odd multiple of 8
%define PS 8
%define arg(x) [rsp + stack_size + PS + PS*x]
%define func(x) proc_frame x
%macro FUNC_SAVE 0
alloc_stack stack_size
save_xmm128 xmm6, 0*16
save_xmm128 xmm7, 1*16
save_xmm128 xmm8, 2*16
save_xmm128 xmm9, 3*16
save_xmm128 xmm10, 4*16
save_xmm128 xmm11, 5*16
save_xmm128 xmm12, 6*16
save_xmm128 xmm13, 7*16
save_xmm128 xmm14, 8*16
save_xmm128 xmm15, 9*16
save_reg r12, 10*16 + 0*8
save_reg r13, 10*16 + 1*8
save_reg r14, 10*16 + 2*8
save_reg r15, 10*16 + 3*8
save_reg rdi, 10*16 + 4*8
save_reg rsi, 10*16 + 5*8
save_reg rbx, 10*16 + 6*8
save_reg rbp, 10*16 + 7*8
end_prolog
mov arg4, arg(4)
%endmacro
%macro FUNC_RESTORE 0
movdqa xmm6, [rsp + 0*16]
movdqa xmm7, [rsp + 1*16]
movdqa xmm8, [rsp + 2*16]
movdqa xmm9, [rsp + 3*16]
movdqa xmm10, [rsp + 4*16]
movdqa xmm11, [rsp + 5*16]
movdqa xmm12, [rsp + 6*16]
movdqa xmm13, [rsp + 7*16]
movdqa xmm14, [rsp + 8*16]
movdqa xmm15, [rsp + 9*16]
mov r12, [rsp + 10*16 + 0*8]
mov r13, [rsp + 10*16 + 1*8]
mov r14, [rsp + 10*16 + 2*8]
mov r15, [rsp + 10*16 + 3*8]
mov rdi, [rsp + 10*16 + 4*8]
mov rsi, [rsp + 10*16 + 5*8]
mov rbx, [rsp + 10*16 + 6*8]
mov rbp, [rsp + 10*16 + 7*8]
add rsp, stack_size
%endmacro
%endif
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
%define loops arg4
;variables of mh_sha1
%define mh_in_p arg0
%define mh_digests_p arg1
%define mh_data_p arg2
%define mh_segs tmp1
;variables of murmur3
%define mur_in_p tmp2
%define mur_digest_p arg3
%define mur_hash1 tmp3
%define mur_hash2 tmp4
%define mur_data1 tmp5
%define mur_data2 return
%define mur_c1_r tmp6
%define mur_c2_r arg5
; constants of murmur3_x64_128
%define R1 31
%define R2 33
%define R3 27
%define R4 31
%define M 5
%define N1 0x52dce729;DWORD
%define N2 0x38495ab5;DWORD
%define C1 QWORD(0x87c37b91114253d5)
%define C2 QWORD(0x4cf5ad432745937f)
;variables used by storing segs_digests on stack
%define RSP_SAVE tmp7
%define FRAMESZ 4*5*16 ;BYTES*DWORDS*SEGS
%define pref tmp8
%macro PREFETCH_X 1
%define %%mem %1
prefetchnta %%mem
%endmacro
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
%define VMOVPS vmovups
%define A ymm0
%define B ymm1
%define C ymm2
%define D ymm3
%define E ymm4
%define F ymm5
%define T0 ymm6
%define T1 ymm7
%define T2 ymm8
%define T3 ymm9
%define T4 ymm10
%define T5 ymm11
%define T6 ymm12
%define T7 ymm13
%define T8 ymm14
%define T9 ymm15
%define AA ymm5
%define BB ymm6
%define CC ymm7
%define DD ymm8
%define EE ymm9
%define TMP ymm10
%define FUN ymm11
%define K ymm12
%define W14 ymm13
%define W15 ymm14
%define W16 ymm15
%macro ROTATE_ARGS 0
%xdefine TMP_ E
%xdefine E D
%xdefine D C
%xdefine C B
%xdefine B A
%xdefine A TMP_
%endm
%macro ROTATE_W 0
%xdefine TMP_ W16
%xdefine W16 W15
%xdefine W15 W14
%xdefine W14 TMP_
%endm
;init hash digests
; segs_digests:low addr-> high_addr
; a | b | c | ...| p | (16)
; h0 | h0 | h0 | ...| h0 | | Aa| Ab | Ac |...| Ap |
; h1 | h1 | h1 | ...| h1 | | Ba| Bb | Bc |...| Bp |
; ....
; h5 | h5 | h5 | ...| h5 | | Ea| Eb | Ec |...| Ep |
align 32
;void mh_sha1_murmur3_x64_128_block_avx2 (const uint8_t * input_data,
; uint32_t mh_sha1_digests[SHA1_DIGEST_WORDS][HASH_SEGS],
; uint8_t frame_buffer[MH_SHA1_BLOCK_SIZE],
; uint32_t murmur3_x64_128_digests[MURMUR3_x64_128_DIGEST_WORDS],
; uint32_t num_blocks);
; arg 0 pointer to input data
; arg 1 pointer to digests, include segments digests(uint32_t digests[16][5])
; arg 2 pointer to aligned_frame_buffer which is used to save the big_endian data.
; arg 3 pointer to murmur3 digest
; arg 4 number of 1KB blocks
;
global mh_sha1_murmur3_x64_128_block_avx2:function internal
func(mh_sha1_murmur3_x64_128_block_avx2)
FUNC_SAVE
; save rsp
mov RSP_SAVE, rsp
cmp loops, 0
jle .return
; leave enough space to store segs_digests
sub rsp, FRAMESZ
; align rsp to 32 Bytes needed by avx2
and rsp, ~0x1F
%assign I 0 ; copy segs_digests into stack
%rep 2
VMOVPS A, [mh_digests_p + I*32*5 + 32*0]
VMOVPS B, [mh_digests_p + I*32*5 + 32*1]
VMOVPS C, [mh_digests_p + I*32*5 + 32*2]
VMOVPS D, [mh_digests_p + I*32*5 + 32*3]
VMOVPS E, [mh_digests_p + I*32*5 + 32*4]
vmovdqa [rsp + I*32*5 + 32*0], A
vmovdqa [rsp + I*32*5 + 32*1], B
vmovdqa [rsp + I*32*5 + 32*2], C
vmovdqa [rsp + I*32*5 + 32*3], D
vmovdqa [rsp + I*32*5 + 32*4], E
%assign I (I+1)
%endrep
;init murmur variables
mov mur_in_p, mh_in_p ;different steps between murmur and mh_sha1
;load murmur hash digests and multiplier
mov mur_hash1, [mur_digest_p]
mov mur_hash2, [mur_digest_p + 8]
mov mur_c1_r, C1
mov mur_c2_r, C2
.block_loop:
;transform to big-endian data and store on aligned_frame
vmovdqa F, [PSHUFFLE_BYTE_FLIP_MASK]
;transform input data from DWORD*16_SEGS*5 to DWORD*8_SEGS*5*2
%assign I 0
%rep 16
VMOVPS T0,[mh_in_p + I*64+0*32]
VMOVPS T1,[mh_in_p + I*64+1*32]
vpshufb T0, T0, F
vmovdqa [mh_data_p +I*32+0*512],T0
vpshufb T1, T1, F
vmovdqa [mh_data_p +I*32+1*512],T1
%assign I (I+1)
%endrep
mov mh_segs, 0 ;start from the first 8 segments
mov pref, 1024 ;avoid prefetch repeadtedly
.segs_loop:
;; Initialize digests
vmovdqa A, [rsp + 0*64 + mh_segs]
vmovdqa B, [rsp + 1*64 + mh_segs]
vmovdqa C, [rsp + 2*64 + mh_segs]
vmovdqa D, [rsp + 3*64 + mh_segs]
vmovdqa E, [rsp + 4*64 + mh_segs]
vmovdqa AA, A
vmovdqa BB, B
vmovdqa CC, C
vmovdqa DD, D
vmovdqa EE, E
;;
;; perform 0-79 steps
;;
vmovdqa K, [K00_19]
;; do rounds 0...15
%assign I 0
%rep 16
SHA1_STEP_00_15 A,B,C,D,E, TMP,FUN, I, K, MAGIC_F0, mh_data_p
ROTATE_ARGS
%assign I (I+1)
%endrep
;; do rounds 16...19
vmovdqa W16, [mh_data_p + ((16 - 16) & 15) * 32]
vmovdqa W15, [mh_data_p + ((16 - 15) & 15) * 32]
%rep 4
%assign J (I % 2)
SHA1_STEP_16_79(J) A,B,C,D,E, TMP,FUN, I, K, MAGIC_F0, mh_data_p
ROTATE_ARGS
%assign I (I+1)
%endrep
PREFETCH_X [mh_in_p + pref+128*0]
PREFETCH_X [mh_in_p + pref+128*1]
;; do rounds 20...39
vmovdqa K, [K20_39]
%rep 20
%assign J (I % 2)
SHA1_STEP_16_79(J) A,B,C,D,E, TMP,FUN, I, K, MAGIC_F1, mh_data_p
ROTATE_ARGS
%assign I (I+1)
%endrep
;; do rounds 40...59
vmovdqa K, [K40_59]
%rep 20
%assign J (I % 2)
SHA1_STEP_16_79(J) A,B,C,D,E, TMP,FUN, I, K, MAGIC_F2, mh_data_p
ROTATE_ARGS
%assign I (I+1)
%endrep
PREFETCH_X [mh_in_p + pref+128*2]
PREFETCH_X [mh_in_p + pref+128*3]
;; do rounds 60...79
vmovdqa K, [K60_79]
%rep 20
%assign J (I % 2)
SHA1_STEP_16_79(J) A,B,C,D,E, TMP,FUN, I, K, MAGIC_F3, mh_data_p
ROTATE_ARGS
%assign I (I+1)
%endrep
vpaddd A,A, AA
vpaddd B,B, BB
vpaddd C,C, CC
vpaddd D,D, DD
vpaddd E,E, EE
; write out digests
vmovdqa [rsp + 0*64 + mh_segs], A
vmovdqa [rsp + 1*64 + mh_segs], B
vmovdqa [rsp + 2*64 + mh_segs], C
vmovdqa [rsp + 3*64 + mh_segs], D
vmovdqa [rsp + 4*64 + mh_segs], E
add pref, 512
add mh_data_p, 512
add mh_segs, 32
cmp mh_segs, 64
jc .segs_loop
sub mh_data_p, (1024)
add mh_in_p, (1024)
sub loops, 1
jne .block_loop
;store murmur-hash digest
mov [mur_digest_p], mur_hash1
mov [mur_digest_p + 8], mur_hash2
%assign I 0 ; copy segs_digests back to mh_digests_p
%rep 2
vmovdqa A, [rsp + I*32*5 + 32*0]
vmovdqa B, [rsp + I*32*5 + 32*1]
vmovdqa C, [rsp + I*32*5 + 32*2]
vmovdqa D, [rsp + I*32*5 + 32*3]
vmovdqa E, [rsp + I*32*5 + 32*4]
VMOVPS [mh_digests_p + I*32*5 + 32*0], A
VMOVPS [mh_digests_p + I*32*5 + 32*1], B
VMOVPS [mh_digests_p + I*32*5 + 32*2], C
VMOVPS [mh_digests_p + I*32*5 + 32*3], D
VMOVPS [mh_digests_p + I*32*5 + 32*4], E
%assign I (I+1)
%endrep
mov rsp, RSP_SAVE ; restore rsp
.return:
FUNC_RESTORE
ret
endproc_frame
section .data align=32
align 32
PSHUFFLE_BYTE_FLIP_MASK: dq 0x0405060700010203, 0x0c0d0e0f08090a0b
dq 0x0405060700010203, 0x0c0d0e0f08090a0b
K00_19: dq 0x5A8279995A827999, 0x5A8279995A827999
dq 0x5A8279995A827999, 0x5A8279995A827999
K20_39: dq 0x6ED9EBA16ED9EBA1, 0x6ED9EBA16ED9EBA1
dq 0x6ED9EBA16ED9EBA1, 0x6ED9EBA16ED9EBA1
K40_59: dq 0x8F1BBCDC8F1BBCDC, 0x8F1BBCDC8F1BBCDC
dq 0x8F1BBCDC8F1BBCDC, 0x8F1BBCDC8F1BBCDC
K60_79: dq 0xCA62C1D6CA62C1D6, 0xCA62C1D6CA62C1D6
dq 0xCA62C1D6CA62C1D6, 0xCA62C1D6CA62C1D6
|