1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
|
/* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 2 -*-
* vim: set ts=8 sts=2 et sw=2 tw=80:
* This Source Code Form is subject to the terms of the Mozilla Public
* License, v. 2.0. If a copy of the MPL was not distributed with this
* file, You can obtain one at http://mozilla.org/MPL/2.0/. */
#ifndef jit_x86_BaseAssembler_x86_h
#define jit_x86_BaseAssembler_x86_h
#include "jit/x86-shared/BaseAssembler-x86-shared.h"
namespace js {
namespace jit {
namespace X86Encoding {
class BaseAssemblerX86 : public BaseAssembler {
public:
// Arithmetic operations:
void adcl_ir(int32_t imm, RegisterID dst) {
spew("adcl $%d, %s", imm, GPReg32Name(dst));
if (CAN_SIGN_EXTEND_8_32(imm)) {
m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_ADC);
m_formatter.immediate8s(imm);
} else {
m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_ADC);
m_formatter.immediate32(imm);
}
}
void adcl_im(int32_t imm, const void* addr) {
spew("adcl %d, %p", imm, addr);
if (CAN_SIGN_EXTEND_8_32(imm)) {
m_formatter.oneByteOp(OP_GROUP1_EvIb, addr, GROUP1_OP_ADC);
m_formatter.immediate8s(imm);
} else {
m_formatter.oneByteOp(OP_GROUP1_EvIz, addr, GROUP1_OP_ADC);
m_formatter.immediate32(imm);
}
}
void adcl_rr(RegisterID src, RegisterID dst) {
spew("adcl %s, %s", GPReg32Name(src), GPReg32Name(dst));
m_formatter.oneByteOp(OP_ADC_GvEv, src, dst);
}
void adcl_mr(int32_t offset, RegisterID base, RegisterID dst) {
spew("adcl " MEM_ob ", %s", ADDR_ob(offset, base), GPReg32Name(dst));
m_formatter.oneByteOp(OP_ADC_GvEv, offset, base, dst);
}
void adcl_mr(int32_t offset, RegisterID base, RegisterID index, int scale,
RegisterID dst) {
spew("adcl " MEM_obs ", %s", ADDR_obs(offset, base, index, scale),
GPReg32Name(dst));
m_formatter.oneByteOp(OP_ADC_GvEv, offset, base, index, scale, dst);
}
void sbbl_ir(int32_t imm, RegisterID dst) {
spew("sbbl $%d, %s", imm, GPReg32Name(dst));
if (CAN_SIGN_EXTEND_8_32(imm)) {
m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_SBB);
m_formatter.immediate8s(imm);
} else {
m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_SBB);
m_formatter.immediate32(imm);
}
}
void sbbl_rr(RegisterID src, RegisterID dst) {
spew("sbbl %s, %s", GPReg32Name(src), GPReg32Name(dst));
m_formatter.oneByteOp(OP_SBB_GvEv, src, dst);
}
void sbbl_mr(int32_t offset, RegisterID base, RegisterID dst) {
spew("sbbl " MEM_ob ", %s", ADDR_ob(offset, base), GPReg32Name(dst));
m_formatter.oneByteOp(OP_SBB_GvEv, offset, base, dst);
}
void sbbl_mr(int32_t offset, RegisterID base, RegisterID index, int scale,
RegisterID dst) {
spew("sbbl " MEM_obs ", %s", ADDR_obs(offset, base, index, scale),
GPReg32Name(dst));
m_formatter.oneByteOp(OP_SBB_GvEv, offset, base, index, scale, dst);
}
using BaseAssembler::andl_im;
void andl_im(int32_t imm, const void* addr) {
spew("andl $0x%x, %p", imm, addr);
if (CAN_SIGN_EXTEND_8_32(imm)) {
m_formatter.oneByteOp(OP_GROUP1_EvIb, addr, GROUP1_OP_AND);
m_formatter.immediate8s(imm);
} else {
m_formatter.oneByteOp(OP_GROUP1_EvIz, addr, GROUP1_OP_AND);
m_formatter.immediate32(imm);
}
}
using BaseAssembler::orl_im;
void orl_im(int32_t imm, const void* addr) {
spew("orl $0x%x, %p", imm, addr);
if (CAN_SIGN_EXTEND_8_32(imm)) {
m_formatter.oneByteOp(OP_GROUP1_EvIb, addr, GROUP1_OP_OR);
m_formatter.immediate8s(imm);
} else {
m_formatter.oneByteOp(OP_GROUP1_EvIz, addr, GROUP1_OP_OR);
m_formatter.immediate32(imm);
}
}
using BaseAssembler::subl_im;
void subl_im(int32_t imm, const void* addr) {
spew("subl $%d, %p", imm, addr);
if (CAN_SIGN_EXTEND_8_32(imm)) {
m_formatter.oneByteOp(OP_GROUP1_EvIb, addr, GROUP1_OP_SUB);
m_formatter.immediate8s(imm);
} else {
m_formatter.oneByteOp(OP_GROUP1_EvIz, addr, GROUP1_OP_SUB);
m_formatter.immediate32(imm);
}
}
void shldl_irr(int32_t imm, RegisterID src, RegisterID dst) {
MOZ_ASSERT(imm < 32);
spew("shldl $%d, %s, %s", imm, GPReg32Name(src), GPReg32Name(dst));
m_formatter.twoByteOp8(OP2_SHLD, dst, src);
m_formatter.immediate8u(imm);
}
void shrdl_irr(int32_t imm, RegisterID src, RegisterID dst) {
MOZ_ASSERT(imm < 32);
spew("shrdl $%d, %s, %s", imm, GPReg32Name(src), GPReg32Name(dst));
m_formatter.twoByteOp8(OP2_SHRD, dst, src);
m_formatter.immediate8u(imm);
}
// SSE operations:
using BaseAssembler::vcvtsi2sd_mr;
void vcvtsi2sd_mr(const void* address, XMMRegisterID src0,
XMMRegisterID dst) {
twoByteOpSimd("vcvtsi2sd", VEX_SD, OP2_CVTSI2SD_VsdEd, address, src0, dst);
}
using BaseAssembler::vmovaps_mr;
void vmovaps_mr(const void* address, XMMRegisterID dst) {
twoByteOpSimd("vmovaps", VEX_PS, OP2_MOVAPS_VsdWsd, address, invalid_xmm,
dst);
}
using BaseAssembler::vmovdqa_mr;
void vmovdqa_mr(const void* address, XMMRegisterID dst) {
twoByteOpSimd("vmovdqa", VEX_PD, OP2_MOVDQ_VdqWdq, address, invalid_xmm,
dst);
}
void vhaddpd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst) {
twoByteOpSimd("vhaddpd", VEX_PD, OP2_HADDPD, src1, src0, dst);
}
void vsubpd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst) {
twoByteOpSimd("vsubpd", VEX_PD, OP2_SUBPS_VpsWps, src1, src0, dst);
}
void fild_m(int32_t offset, RegisterID base) {
m_formatter.oneByteOp(OP_FILD, offset, base, FILD_OP_64);
}
// Misc instructions:
void pusha() {
spew("pusha");
m_formatter.oneByteOp(OP_PUSHA);
}
void popa() {
spew("popa");
m_formatter.oneByteOp(OP_POPA);
}
};
typedef BaseAssemblerX86 BaseAssemblerSpecific;
} // namespace X86Encoding
} // namespace jit
} // namespace js
#endif /* jit_x86_BaseAssembler_x86_h */
|
