summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/arm/cpu-enable-method/nuvoton,npcm750-smp
blob: 8e043301e28e58e153eb5896cf277614d54d6dc1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
=========================================================
Secondary CPU enable-method "nuvoton,npcm750-smp" binding
=========================================================

To apply to all CPUs, a single "nuvoton,npcm750-smp" enable method should be
defined in the "cpus" node.

Enable method name:	"nuvoton,npcm750-smp"
Compatible machines:	"nuvoton,npcm750"
Compatible CPUs:	"arm,cortex-a9"
Related properties:	(none)

Note:
This enable method needs valid nodes compatible with "arm,cortex-a9-scu" and
"nuvoton,npcm750-gcr".

Example:

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		enable-method = "nuvoton,npcm750-smp";

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			clocks = <&clk NPCM7XX_CLK_CPU>;
			clock-names = "clk_cpu";
			reg = <0>;
			next-level-cache = <&L2>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			clocks = <&clk NPCM7XX_CLK_CPU>;
			clock-names = "clk_cpu";
			reg = <1>;
			next-level-cache = <&L2>;
		};
	};