summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/clock/qcom,lpasscc.txt
blob: b9e9787045b92fe9d80af1b3977e16535201d4cb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
Qualcomm LPASS Clock Controller Binding
-----------------------------------------------

Required properties :
- compatible		: shall contain "qcom,sdm845-lpasscc"
- #clock-cells		: from common clock binding, shall contain 1.
- reg			: shall contain base register address and size,
			  in the order
			Index-0 maps to LPASS_CC register region
			Index-1 maps to LPASS_QDSP6SS register region

Optional properties :
- reg-names	: register names of LPASS domain
		 "cc", "qdsp6ss".

Example:

The below node has to be defined in the cases where the LPASS peripheral loader
would bring the subsystem out of reset.

	lpasscc: clock-controller@17014000 {
		compatible = "qcom,sdm845-lpasscc";
		reg = <0x17014000 0x1f004>, <0x17300000 0x200>;
		reg-names = "cc", "qdsp6ss";
		#clock-cells = <1>;
	};