summaryrefslogtreecommitdiffstats
path: root/tools/perf/pmu-events/arch/x86/amdzen2/branch.json
blob: 84fb43fa59ad2ce04e4c43b3d52af69ea63e2100 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
[
  {
    "EventName": "bp_l1_btb_correct",
    "EventCode": "0x8a",
    "BriefDescription": "L1 Branch Prediction Overrides Existing Prediction (speculative)."
  },
  {
    "EventName": "bp_l2_btb_correct",
    "EventCode": "0x8b",
    "BriefDescription": "L2 Branch Prediction Overrides Existing Prediction (speculative)."
  },
  {
    "EventName": "bp_dyn_ind_pred",
    "EventCode": "0x8e",
    "BriefDescription": "Dynamic Indirect Predictions.",
    "PublicDescription": "Indirect Branch Prediction for potential multi-target branch (speculative)."
  },
  {
    "EventName": "bp_de_redirect",
    "EventCode": "0x91",
    "BriefDescription": "Decoder Overrides Existing Branch Prediction (speculative)."
  },
  {
    "EventName": "bp_l1_tlb_fetch_hit",
    "EventCode": "0x94",
    "BriefDescription": "The number of instruction fetches that hit in the L1 ITLB.",
    "UMask": "0xff"
  },
  {
    "EventName": "bp_l1_tlb_fetch_hit.if1g",
    "EventCode": "0x94",
    "BriefDescription": "The number of instruction fetches that hit in the L1 ITLB. Instruction fetches to a 1GB page.",
    "UMask": "0x04"
  },
  {
    "EventName": "bp_l1_tlb_fetch_hit.if2m",
    "EventCode": "0x94",
    "BriefDescription": "The number of instruction fetches that hit in the L1 ITLB. Instruction fetches to a 2MB page.",
    "UMask": "0x02"
  },
  {
    "EventName": "bp_l1_tlb_fetch_hit.if4k",
    "EventCode": "0x94",
    "BriefDescription": "The number of instruction fetches that hit in the L1 ITLB. Instruction fetches to a 4KB page.",
    "UMask": "0x01"
  },
  {
    "EventName": "bp_tlb_rel",
    "EventCode": "0x99",
    "BriefDescription": "The number of ITLB reload requests."
  }
]